Abstract
General methods for reducing printed circuit board (PCB) emissions over a broad band of high frequencies are necessary to meet EMI requirements, as processors become faster and more powerful. One mechanism by which EMI can be coupled off a PCB or multichip module (MCM) structure is from high-frequency fringing electric fields on the dc power and reference planes at the substrate periphery An approach for EMI mitigation by stitching multiple ground planes together along the periphery of multilayer PCB power-bus stacks with closely spaced vias is reported and quantified in this paper. Power-bus noise induced EMI and coupling from the board edges is the major concern herein. The EMI at 3 m for different via stitch spacing and layer thickness is modeled with the finite-difference time domain (FDTD) method. Design curves and an empirical equation are extracted from a parametric study to summarize the variation of the radiated EMI as a function of layer thickness and stitch spacing.
Recommended Citation
X. Ye et al., "EMI Mitigation with Multilayer Power-Bus Stacks and Via Stitching of Reference Planes," IEEE Transactions on Electromagnetic Compatibility, vol. 43, no. 4, pp. 538 - 548, Institute of Electrical and Electronics Engineers (IEEE), Nov 2001.
The definitive version is available at https://doi.org/10.1109/15.974633
Department(s)
Electrical and Computer Engineering
Research Center/Lab(s)
Electromagnetic Compatibility (EMC) Laboratory
Keywords and Phrases
3 M; DC Power Planes; EM Coupling; EMI Mitigation; FDTD Method; HF Electric Fields; MCM; PCB Emissions Reduction; Closely Spaced Vias; Electric Fields; Electromagnetic Coupling; Electromagnetic Interference; Finite Difference Time-Domain Analysis; Finite-Difference Time Domain; High-Frequency Fringing Electric Fields; Interference Suppression; Layer Thickness; Multichip Module; Multichip Modules; Multilayer PCB Power-Bus Stacks; Multilayer Power-Bus Stacks; Multiple Ground Planes; Noise; Power-Bus Noise Induced EMI; Printed Circuit Board Emissions; Printed Circuits; Processors; Radiated EMI; Reference Planes Stitching; Via Stitch Spacing; DC Power Bus; Via Stitching
International Standard Serial Number (ISSN)
0018-9375; 1558-187X
Document Type
Article - Journal
Document Version
Final Version
File Type
text
Language(s)
English
Rights
© 2001 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.
Publication Date
01 Nov 2001
