"Current clinical body surface mapping (BSM) systems need automated, reliable data acquisition systems to quickly and easily obtain accurate potentials from many locations on the body-surface. Design of a computerized electrode array (CEA) for this purpose includes both hardware and software components. The CEA is a real-time, hardware intensive embedded system. Modeling of this hardware-software system with a well-established modeling language for software, Unified Modeling Language (UML), was attempted. UML diagrams help understand operation and design of the system being modeled, including hardware-software separation. A proposal for the hardware design of the node is made. The proposed CEA architecture consists of thirteen nodes, where each node services sixteen electrodes and all nodes communicate using ARCNET protocol. Exploration and comparison of design options is described in detail. A Bus Functional Model (BFM) in VHDL was created for the Microcontroller-ARCNET interface chip used in the node design. The BFM was integrated with other VHDL models to simulate node design. Board-level testing was done to check for timing violations and bus contentions. No damaging bus contentions or timing violations were found. The design of the node is complete and tested successfully in software. The proposed CEA should help allow quick and accurate measurement of BSMs"--Abstract, page iii.
Beetner, Daryl G.
Pottinger, Hardy J., 1944-
McMillin, Bruce M.
Electrical and Computer Engineering
M.S. in Electrical Engineering
University of Missouri--Rolla
xi, 93 pages
© 2000 Venkatasateesh Gudla, All rights reserved.
Thesis - Restricted Access
Print OCLC #
Electronic OCLC #
Link to Catalog Record
Electronic access to the full-text of this document is restricted to Missouri S&T users. Otherwise, request this publication directly from Missouri S&T Library or contact your local library.http://merlin.lib.umsystem.edu/record=b4497249~S5
Gudla, Venkatasateesh, "A medical instrument for body-surface mapping: UML model, hardware design, and VHDL simulation" (2000). Masters Theses. 4404.
Share My Thesis If you are the author of this work and would like to grant permission to make it openly accessible to all, please click the button above.