Masters Theses

Development of a gate level logic and deductive fault simulator

Department(s)

Computer Science

Degree Name

M.S. in Computer Science

Publisher

University of Missouri--Rolla

Publication Date

Summer 1991

Pagination

xi, 75 pages

Rights

© 1991 A. Subramanian, All rights reserved.

Document Type

Thesis - Citation

File Type

text

Language

English

Thesis Number

T 6267

Print OCLC #

25055894

This document is currently not available here.

Share My Thesis If you are the author of this work and would like to grant permission to make it openly accessible to all, please click the button above.

Share

 
COinS