Probabilistic Analysis of Design Mapping in Asynchronous Nanowire Crossbar Architecture
Abstract
There have been numerous nanowire crossbar architectures proposed till date and they are envisioned as clockdriven. To deal with numerous issues caused by clocking, a new asynchronous architecture based on Null Convention Logic (NCL) has been recently proposed, resulting in the removal of the clock circuit overhead from the crossbar architecture. The proposed architecture is easier to be manufactured and all clocking-related issues are also eliminated. Even though the proposed architecture has considerable merits over its clocked counterpart, it is still prone to defects due to nondeterministic nature of nanoscale assembly and the defect density is directly proportional to the density of nanowires in the architecture. Hence a number of ways are being examined to effectively avoid the defects to make the architecture defect tolerant. Considering the fact that the nano crossbar architecture has a large number of defects due to manufacturing constraints and its extremely small size, the variations in mapping probabilities with certain factors, such as defect rate, size of crossbar matrix, and type of threshold gate are numerically measured to get an optimized design for resilient clock-free nanowire crossbar systems.
Recommended Citation
S. Chaudhary et al., "Probabilistic Analysis of Design Mapping in Asynchronous Nanowire Crossbar Architecture," Proceedings of the IEEE International Instrumentation and Measurement Technology Conference (2009, Singapore), pp. 1121 - 1125, Institute of Electrical and Electronics Engineers (IEEE), May 2009.
The definitive version is available at https://doi.org/10.1109/IMTC.2009.5168621
Meeting Name
IEEE International Instrumentation and Measurement Technology Conference: I2MTC (2009: May 5-7, Singapore)
Department(s)
Electrical and Computer Engineering
Keywords and Phrases
Certain Factor; Clock Circuits; Crossbar Architecture; Defect Rate; Defect Tolerance; Manufacturing Constraint; Matrix; Nanoscale Assemblies; Null Convention Logic; Optimized Designs; Probabilistic Analysis; Probabilistic Modeling; Proposed Architectures; Small Size; Threshold Gates; Crossbar Equipment; Defect Density; Electric Wire; Measurement Theory; Nanowires; Threshold Logic; Defects; Asynchronous Nanowire Crossbar System
International Standard Book Number (ISBN)
978-1424433520
International Standard Serial Number (ISSN)
1091-5281
Document Type
Article - Conference proceedings
Document Version
Citation
File Type
text
Language(s)
English
Rights
© 2009 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.
Publication Date
01 May 2009
