Practical Approach to Power Integrity-Driven Design Process for Power-Delivery Networks

Abstract

The authors present a practical design process that considers the power noise problem in CPU blocks for application processors used in smart TVs. The target impedance is determined by modelling the RLC circuit of a system-on-chip power net. The target impedance of a power delivery network is then determined by applying the extracted chip current profile for finalising the design budget. The authors modelled the on-chip power net by combining vector network analyser measurements with an on-chip model for power integrity analysis. The authors demonstrated the optimisation and design strategy by using a ball grid array ball interconnection and case studies on the placement of multilayer ceramic capacitors. The simulation results showed good agreement with the measurement results. The error in the minimum value (negative direction) by voltage droop was less than 8.6%, while the difference in voltage noise ripple was 2.69% for a criterion of 1.1 V assuming a worst-case condition of 1.2 V.

Department(s)

Electrical and Computer Engineering

Keywords and Phrases

Ball Grid Arrays; Budget Control; Design; Electric Power Transmission; Noise Pollution; Resonant Circuits; System-On-Chip

International Standard Serial Number (ISSN)

1751-858X

Document Type

Article - Journal

Document Version

Citation

File Type

text

Language(s)

English

Rights

© 2016 Institution of Engineering and Technology (IEE), All rights reserved.

Publication Date

01 Sep 2016

Link to Full Text

Share

 
COinS