Mixed-Criticality Scheduling Upon Varying-Speed Processors
A varying-speed processor is characterized by two execution speeds: a normal speed and a degraded speed. Under normal circumstances it will execute at its normal speed, conditions during run-time may cause it to execute more slowly (but no slower than at its degraded speed). The problem of executing an integrated workload, consisting of some more important components and some less important ones, upon such a varying-speed processor is considered. It is desired that all components execute correctly under normal circumstances, whereas the more important components should execute correctly (although the less important components need not) if the processor runs at any speed no slower than its specified degraded speed.
S. K. Baruah and Z. Guo, "Mixed-Criticality Scheduling Upon Varying-Speed Processors," Proceedings of the IEEE 34th Real-Time Systems Symposium, RTSS 2013 (2013, Vancouver, BC, Canada), pp. 68 - 77, Institute of Electrical and Electronics Engineers (IEEE), Dec 2013.
The definitive version is available at https://doi.org/10.1109/RTSS.2013.15
IEEE 34th Real-Time Systems Symposium, RTSS 2013 (2013: Dec. 3-6, Vancouver, BC, Canada)
Keywords and Phrases
Optimal Scheduling; Mixed Criticality; Multiprocessor Scheduling; Varying Speed System
International Standard Book Number (ISBN)
International Standard Serial Number (ISSN)
Article - Conference proceedings
© 2013 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.
01 Dec 2013