This paper proposes a new precise macro-modeling for leakage current in BSIM4 65nm technology considering subthreshold leakage, gate tunneling leakage, stack effect, and fanout effect. Using the accurate macro-model, a heuristic algorithm is developed to estimate the leakage power and generate input test pattern for minimum leakage. The algorithm applies to ISCAS85 benchmark circuits, and the results are compared with the results of Hspice. The experimental result shows that the leakage power estimation using our macro-model is within 5% difference when comparing to Hspice results
K. K. Kim et al., "Accurate Macro-Modeling for Leakage Current for IDDQ Test," Proceedings of the 2007 IEEE Instrumentation & Measurement Technology Conference IMTC 2007, Institute of Electrical and Electronics Engineers (IEEE), Jan 2007.
The definitive version is available at http://dx.doi.org/10.1109/IMTC.2007.379346
2007 IEEE Instrumentation & Measurement Technology Conference IMTC 2007
Electrical and Computer Engineering
Keywords and Phrases
Gate Tunneling Leakage Current; Integrated Circuit Modelling; Leakage Current; Subthreshold Leakage Current
Library of Congress Subject Headings
Integrated circuits -- Testing
Article - Conference proceedings
© 2007 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.