Environmental-Based Characterization of SoC-Based Instrumentation Systems for Stratified Testing

N.-J. Park
Nohpill Park
Minsu Choi, Missouri University of Science and Technology
Yong-Bin Kim
Fabrizio Lombardi
K. M. George

This document has been relocated to http://scholarsmine.mst.edu/ele_comeng_facwork/1595

There were 4 downloads as of 28 Jun 2016.


This paper proposes a novel environmental-based method for evaluating the good yield rate (GYR) of systems-on-chip (SoC) during fabrication. Testing and yield evaluation at high confidence are two of the most critical issues for the success of SoC as a viable technology. The proposed method relies on different features of fabrication, which are quantified by the so-called Fabrication environmental parameters (EPs). EPs can be highly correlated to the yield, so they are analyzed using statistical methods to improve its accuracy and ultimately direct the test process to an efficient execution. The novel contributions of the proposed method are: 1) to establish an adequate theoretical foundation for understanding the fabrication process of SoCs together with an assurance of the yield at a high confidence level and 2) to ultimately provide a realistic approach to SoC testing with an accurate yield evaluation. Simulations are provided to demonstrate that the proposed method significantly improves the confidence interval of the estimated yield as compared with existing testing methodologies such as random testing (RT).