The Physical Noise Coupling Mechanism between Voltage Regulator Module (VRM) Noise Coupling to High-Speed Signal Traces is Analyzed and Different Noise Reduction Methods Are Analyzed for the First Time. the Rapid Switching of Field Effect Transistors (FETs) Creates an Unintentional Coupling Region Around the VRM. as High-Speed Traces Are Often Routed in the Inner Signal Layers of Printed Circuit Boards (PCBs) as Striplines for Signal Integrity, the VRM Switching Noise is Mainly Coupled from Noisy Power Vias to the Victim Traces Routed Around the VRM Region. to Analyze Different Coupling Reduction Methods in Practical High-Speed Channels, a Simplified PCB Design based on a High-Speed Server Platform is Proposed. Case Studies under Various Conditions Verifies the Most Effective VRM Noise Coupling Reduction Method. Different Design Parameters that Influence the VRM Noise Coupling Are Analyzed to Provide a Design Guide for High-Speed Channel Designers.


Electrical and Computer Engineering

Keywords and Phrases

PDN via design; via to trace coupling; voltage regulator module noise coupling; VRM power distribution network

Document Type

Article - Conference proceedings

Document Version


File Type





© 2023 Institute of Electrical and Electronics Engieners, All rights reserved.

Publication Date

01 Jan 2023