Post-Configuration Repair Strategy for Asynchronous Nanowire Crossbar System


The recently proposed asynchronous nanowire crossbar architecture is envisioned to enhance the manufacturability and robustness of nanowire crossbar-based configurable digital circuits by removing various timing-related failure modes. Even though the proposed clock-free nanowire crossbar architecture has numerous technical merits over its clocked counterparts, it is still subject to high defect rates inherently induced by the nondeterministic nanoscale assembly of nanowire crossbars. To address this issue, a novel post-configuration repair strategy specific to the asynchronous nanowire crossbar architecture has been proposed. The proposed repair strategy is to selectively test highly defect-prone ON-state programmed crosspoints and reconfigure the given logic function to circumvent the ON-crosspoints tested as faulty by utilizing redundant rows/columns.

Meeting Name

IEEE 55th International Midwest Symposium on Circuits and Systems: MWSCAS (2012: Aug. 5-8, Boise, ID)


Electrical and Computer Engineering

Keywords and Phrases

Crossbar Architecture; Defect Rate; Functional Testing; Logic Functions; Manufacturability; Nanoscale Assemblies; Repair Strategy; Clocks; Defects; Fault Tolerance; Nanowires; Redundancy; Repair; Asynchronous Sequential Logic; Asynchronous Nanowire Crossbar Architecture; Defect & Fault-Tolerance; Post-Configuration Repair

International Standard Book Number (ISBN)

978-1467325264; 978-1467325271

International Standard Serial Number (ISSN)

1548-3746; 1558-3899

Document Type

Article - Conference proceedings

Document Version


File Type





© 2012 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.

Publication Date

01 Aug 2012