DC power bus decoupling of a multi-layer PCB is modeled by a combination of a lumped circuit model at low frequencies ( < 200 MHz), and a mixed-potential integral equation approach at high frequencies. In order to determine the lumped parameters of via interconnects, an effective procedure using a network analyzer has been developed to characterize the trace/via inductances/resistances. For an 8 inch × 10 inch ten-layer test board used in this study, the simulations show good agreement with the measurement. This method can lead to new design strategies of decoupling for multilayer PCB power buses.

Meeting Name

IEEE International Symposium on Electromagnetic Compatibility (1996: Aug. 19-23, Santa Clara, CA)


Electrical and Computer Engineering

Research Center/Lab(s)

Electromagnetic Compatibility (EMC) Laboratory

Keywords and Phrases

Decoupling; Design Strategies; Electric Resistance; Equivalent Circuits; High Frequencies; Inductances; Integral Equations; Low Frequencies; Lumped Circuit Model; Mixed-Potential Integral Equation; Multilayer PCB DC Power Buses; Network Analyzer; Printed Circuit Layout; Printed Circuit Testing; Resistances; Simulations; Via Interconnects; Computer Simulation; Electric Network Analyzers; Electric Power Supplies To Apparatus; Lumped Parameter Networks; Mathematical Models; Multilayers; DC Power Bus Decoupling; Printed Circuit Boards

International Standard Book Number (ISBN)


International Standard Serial Number (ISSN)


Document Type

Article - Conference proceedings

Document Version

Final Version

File Type





© 1996 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.

Publication Date

01 Aug 1996