Parallel Error Tolerance Scheme Based on the Hill Climbing Nature of Simulated Annealing
This document has been relocated to http://scholarsmine.mst.edu/comsci_facwork/202
There were 2 downloads as of 27 Jun 2016.
Abstract
In parallelizing simulated annealing in a multicomputer, maintaining the global state S involves explicit message traffic and is a critical performance bottleneck. One way to mitigate this bottleneck is to amortize the overhead of these state updates over as many parallel state changes as possible. Using this technique introduces errors in the calculated cost C(S) of a particular state S used by the annealing process. Analytically derived bounds are placed on this error in order to assure convergence to the correct result. The resulting parallel simulated annealing algorithm dynamically changes the frequency of global updates as a function of the annealing control parameter, i.e., temperature. Implementation results on the Intel iPSC/2 are reported
