Development of multi-input gate level logic and fault simulator
Development of multi input gate level logic and fault simulator
M.S. in Computer Science
University of Missouri--Rolla
ix, 85 pages
© 1983 S. P. R. Amaresan, All rights reserved.
Thesis - Citation
Print OCLC #
Link to Catalog Record
Full-text not available: Request this publication directly from Missouri S&T Library or contact your local library.http://laurel.lso.missouri.edu/record=b1487179~S5
Amaresan, S. P. R., "Development of multi-input gate level logic and fault simulator" (1983). Masters Theses. 14.
Share My Thesis If you are the author of this work and would like to grant permission to make it openly accessible to all, please click the button above.