Performance of a Quaternary Logic Design
This document has been relocated to http://scholarsmine.mst.edu/ele_comeng_facwork/1817
There were 14 downloads as of 28 Jun 2016.
Abstract
This paper analyzes the performance of a quaternary logic circuit and its components. The multi-valued logic design consisting of two drivers and a transistor matrix is simulated using Mentor Graphic software. Functional operation of the circuit is shown and propagation delay and power consumption are determined. The design is dependent on the voltage values for the multi-valued logic. Three logic cases are investigated. The performance of the logic circuit as a quaternary difference calculator is described.
This paper has been withdrawn.
