Implementation of Static and Semi-Static Versions of a Bit-wise Pipelined Dual-rail NCL 2S Complement Multiplier

R. Sankar
V. Kadiyala
S. Kumar
S. Mohan
F. Kacani
Waleed K. Al-Assadi, Missouri University of Science and Technology
S. C. Smith
Ravi Bonam

This document has been relocated to

There were 52 downloads as of 27 Jun 2016.


This paper focuses on implementing a 2s complement 8x8 dual-rail bit-wise pipelined multiplier using the asynchronous NULL Convention Logic (NCL) paradigm. The design utilizes a Wallace tree for partial product summation, and is implemented and simulated in VHDL, the transistor level, and the physical level, using a 1.8V 0.18,um TSMC CMOS process.The multiplier is realized using both static and semi-static Dualversions of the NCL gates; and these two implementations are compared in terms of area, power, and speed.