Two versions of a reconfigurable logic element are developed for use in constructing afield-programmable gate array NULL convention logic (NCL) field-programmable gate array (FPGA): one with extra embedded registration capability, which requires additional area, and one without. Both versions can be configured as any of the 27 fundamental NCL gates, including resettable and inverting variations, and both can utilize embedded registration for gates with three or fewer inputs; however, only the version with the additional embedded registration capability can utilize embedded registration with four-input gates. These two approaches are compared with each other and with an existing approach, showing that both versions developed herein yield a more area efficient NCL circuit implementation, compared to the previous work. The two FPGA logic elements are simulated at the transistor level using the 1.8-V, 180-nm TSMC CMOS process.
S. C. Smith, "Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Institute of Electrical and Electronics Engineers (IEEE), Jan 2007.
The definitive version is available at https://doi.org/10.1109/TVLSI.2007.898726
Electrical and Computer Engineering
Keywords and Phrases
NULL Convention Logic (NCL); Asynchronous Logic Design; Delay-Insensitive Circuits; Field-Programmable Gate Array (FPGA); Reconfigurable Logic
International Standard Serial Number (ISSN)
Article - Journal
© 2007 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.
01 Jan 2007