Optimization of Null Convenction Logic using Gate Diffusion Input
Abstract
Null convention logic is a commonly used delay insensitive paradigm for designing asynchronous circuits. Traditionally, NCL circuits are implemented using static complementary metal oxide semiconductor (CMOS) technology that tends to have large area overhead. To address this issue, a gate diffusion input (GDI) methodology is introduced for realizing NCL circuits. This GDI is a low-power design approach that uses only two transistors to design complex circuits. By using this design technique, a significant reduction area utilization was observed at the expense of latency overhead. To address this limitation, a novel design approach based on GDI methodology is proposed in this paper. The proposed fast GDI (FGDI) approach uses GDI functions F1 and F2 to reduce latency without affecting performance. To evaluate the performance of the FGDI technique, a one-bit full adder was realized in Cadence virtuoso 45nm technology. Compared to GDI implementation, FGDI approach shows a 76% reduction in the latency.
Recommended Citation
P. Metku et al., "Optimization of Null Convenction Logic using Gate Diffusion Input," Proceedings of the 16th International SoC Design Conference (2019, Jeju, South Korea), pp. 21 - 22, Institute of Electrical and Electronics Engineers (IEEE), Oct 2019.
The definitive version is available at https://doi.org/10.1109/ISOCC47750.2019.9027760
Meeting Name
16th International System-on-Chip Design Conference, ISOCC 2019 (2019: Oct. 6-9, Jeju, South Korea)
Department(s)
Electrical and Computer Engineering
Keywords and Phrases
CMOS; Gate Diffusion Input; Null Convention Logic
International Standard Book Number (ISBN)
978-172812478-0
Document Type
Article - Conference proceedings
Document Version
Citation
File Type
text
Language(s)
English
Rights
© 2019 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.
Publication Date
01 Oct 2019
