Modeling and Analysis of Package PDN for Computing System Based on Cavity Model
Recent computing systems consume more than several hundred watts of power and a robust PDN design is critical to minimize power/ground (P/G) voltage fluctuation and get stable performance. In most cases, the IC package (PKG) PDN determines mid-frequency P/G noise characteristics. The PDN of our target IC package consists of more than ten thousands staggered microvias and tens of layers, representing a significant modeling challenge. Commercial tools can estimate the PKG PDN impedance via full-wave simulations, but it has several limitations at pre-layout stage. Whole simulation should be run for every small geometry changes and it takes much time. It can give circuit model seen at port, but does not provide physics-based circuit models corresponding to whole current path. In this paper we apply the cavity model, which has been previously largely used for PCB modeling, to a complex organic package structure. We here describe the assumptions used to get an equivalent circuit model for this type of geometry and the comparison of its loop inductances with commercial tools. The cavity model gives about 10 % error compared to commercial tool and the reason of error is analyzed. In addition, a study of the PKG decoupling capacitors location is performed with the goal of a minimal loop inductance. In the final paragraph, several unique features of the PKG PDN compared to PCB PDN modeling are described.
J. Cho et al., "Modeling and Analysis of Package PDN for Computing System Based on Cavity Model," Proceedings of the IEEE International Symposium on Electromagnetic Compatibility, Signal and Power Integrity (2017, Washington, D.C.), pp. 213 - 218, Institute of Electrical and Electronics Engineers (IEEE), Aug 2017.
The definitive version is available at https://doi.org/10.1109/ISEMC.2017.8077869
IEEE International Symposium on Electromagnetic Compatibility, Signal and Power Integrity (2017: Aug. 7-11, Washington, DC)
Electrical and Computer Engineering
Electromagnetic Compatibility (EMC) Laboratory
Keywords and Phrases
Circuit Simulation; Circuit Theory; Electromagnetic Compatibility; Equivalent Circuits; Inductance; Integrated Circuits; Packaging; Anti-Pad; Cavity Model; PKG PDN; Staggered Via; Via Jogging; Void; Printed Circuit Boards; Inductance Decomposition; Package; PDN; Via Inductance
International Standard Book Number (ISBN)
International Standard Serial Number (ISSN)
Article - Conference proceedings
© 2017 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.
01 Aug 2017