

# Scholars' Mine

# **Masters Theses**

Student Theses and Dissertations

1965

# A computer approach to transistor circuit design

**Kwok Chee Hong** 

Follow this and additional works at: https://scholarsmine.mst.edu/masters\_theses

Part of the Electrical and Computer Engineering Commons Department:

# **Recommended Citation**

Hong, Kwok Chee, "A computer approach to transistor circuit design" (1965). *Masters Theses*. 5694. https://scholarsmine.mst.edu/masters\_theses/5694

This thesis is brought to you by Scholars' Mine, a service of the Missouri S&T Library and Learning Resources. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact scholarsmine@mst.edu.

A Computer Approach to Transistor Circuit Design

BY

KWOK CHEE HONG

Α



THESIS

submitted to the faculty of the

UNIVERSITY OF MISSOURI AT ROLLA

in partial fulfillment of the requirements for the

Degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

ROLLA, MISSOURI

1965

Approved by

Roger E. Molte (advisor) William E. J.W. Jones Lijman T.

#### ABSTRACT

The design of amplifiers is usually approached through experimental study. This thesis proposes a mathematical approach, using a digital computer to predict the performance of an active transistor circuit (a frequency equalizer circuit to compensate for the RIAA<sup>1</sup> recording frequency characteristics) prior to the actual construction of the physical system. The simple but powerful computer analysis method will be based upon the nodal equations of the complete circuit. The primary aim is to design a circuit which would give a desired frequency-gain characteristic. The complete set of simultaneous complex nodal equations describing the circuit operation is then written. Based on these equations, the IBM 1620 digital computer is programmed to pick up the transistor "y" parameters and solve the complex elements of the matrix at each frequency. The gain, phase shift, input and output impedances are then determined. The theoretical results are compared with results obtained in the laboratory.

Background material relevant to the problem is reviewed. Suggestions for additional development and improvement of the circuit dre proposed.

#### ACKNOWLEDGEMENTS

The author wishes to express his special thanks to his academic advisor, Dr. R. E. Nolte, Chairman of the Electrical Engineering Department, for his assistance and guidance.

He is extremely grateful to Dr. R. D. Chenoweth and Dr. J. R. Betten and the entire teaching staff for the enlightening instruction he received during his studies at the University of Missouri at Rolla.

# TABLE OF CONTENTS

																					Page
LIST OF	FIGU	ιES	• •	•	• •	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	•	vī
LIST OF	SYMBO	LS	• •	•	• •	•	•	•	•	•	•	٠	•	•	•	•	٠	•	•	•	vil
CHAPTER	I																				
(A	) INT	[ROI	DUCT	ION	Γ.		•	•	•	•	•	•	•	•	•	•	•	•	•	•	E
(B	) REV	/IEV	NOF	LI	TEF	۲AT	URE	•	•	•	•	•	•	•	•	•	•	•	•	•	2
(C	) DE:	SIGI	N CO:	NSI	DEF	TAS	ION	S	٠	•	•	•	٠	•	•	•	•	۲	•	٠	3
CHADTER	τT																				
	e t		core	0.5	, m	30	ਨ ਹ ਕ		<b>T</b> NT	<b>~</b> v		אינו כ	101			7					
	51	?EEI	DBAC	K N	IETV	NOR:	r RE K	•	•	•	•	•	•	•	•	•	٠	•	•	•	б
<b>תרותה הזו</b> ח	<b>* * *</b>																				
CHAPTER	· · · · · · · · · · · · · · · · · · ·								_				•••	~~							
(A	) SEI	LECT CIR(	rion Cuit	O F CO	MPC	PER DNE	ATI NTS	NG	₽ •	•	•	rs •	AN •	vD •	•	•	٠	•	•	٠	14
(В	) D.(	2. P	BIAS	AN	ID S	STA	BIL	IT.	Y	•	٠	٠	•	•	٠	٠	٠	٠	•	٠	23
CHAPTER	IV																				
	AN	ALY:	SIS	OF	TH	ЕС	IRC	UI	т		•		•	•	•	•	_	•			25
(A	) TH	e NK	DDAL	EC	UA'	<b>FIO</b>	NS			•	•			•			•	•		•	27
(В	) TH	E II	NPUT	IN	IPEI	DAN	CE	-	-	-	-	•	-			•	-	-	-	•	29
(= (C	) TH	E OI	UTPU	ті		EDA	NCE		-		-	•	-		-	-	-	-	-		29
(D	) TH	e n	YQUI	st	TE	ST (	OF	ST	AB	II		ГY	•	•	•	•	•	•	•	•	30
CHAPTER	V																				
	EX	PER: CIR(	IMEN CUIT	TAI Pe	L DI ERFO	ete Drm	RMI ANC	NA E	TI •	10	1 C -	)F	TI •	HE.	•	•	•	•	•	•	38
CHAPTER	VI																				
	0	NCLI	USIO	NS	•	• •	•	•	•	•	٠	٠	٠	٠	•	•	•	٠	•	•	41
(A	) CO	MPAI IC '	riso The	N C PRE	DF ( EDI(	THE CTE	: EX D R	(PE RES	RI UI	ME JTS	EN' S	ГА] •	L 1	RE:	SV:	LT:	s.	•	•	•	41
<b>(</b> B	) su	GGE	STIO	NS	FO	RA	NF	XT	EN	ISI		N C	)F	Ţ	HE	-	-	-	-	-	
, 2		RES.	EARC	H.	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	47

		Page
APPENDIX	A PARAMETER CALCULATIONS	49
APPENDIX	B COMPUTER RESULTS	54
APPENDIX	C EXPERIMENTAL DATA	66
BIBLICGR	APHY	69
VITA		71

# LIST OF FIGURES

Figure		Page
1.	Frequency sensitive feedback arrangement	. 7
2.	Breakpoint approximation of the RIAA curve .	. 9
3.	The RC feedback network	- 11
4.	Common-emitter circuit with series feedback.	. 15
5.	D.C. circuit	- 16
6.	Complete circuit	• 22
7.	Feedback bias arrangement	• 23
8.	Complete equivalent circuit	• 26
9.	Matrix of the nodal coefficients	• 28
10.	Circuit for the determination of $Z_{05}$	. 31
11.	Overall frequency characteristic approximatio	n.32
12.	Nyquist plot	• 35
13a,b.	Loop amplitude and phase characteristics	. 36,37
14.	Frequency response and phase shift measuremen	t 38
15.	Input Impedance Measurement	• 39
16.	Output Impedance Measurement	• 40
17.	Relative Frequency Response characteristic .	. 45
18.	Phase shift versus Frequency Plot	. 46
19.	Variation of output voltage with $R_{EI}$	. 55
20.	Cutput waveforms	. 68

- A amplification (complex notation).
- B, b base electrode.
- C, c collector electrode.
- E, e emitter electrode.
- f<sub>xb</sub> small-signal short-circuit forward current transfer ratio cutoff frequency (common base).
- f<sub>\*e</sub> small-signal short-circuit forward current transfer ratio cutoff frequency (common emitter).
- h<sub>FB</sub> static value of the forward current transfer ratio (common base).
- h<sub>fb</sub> small-signal short-circuit forward current transfer ratio (common base).
- h<sub>FE</sub> static value of the forward current transfer ratio (common emitter).
- h<sub>fe</sub> small-signal short-circuit forward current transfer ratio (common emitter).
- h<sub>ib</sub> small-signal value of the short-circuit input impedance (common base).
- h<sub>ie</sub> small-signal value of the short-circuit input impedance (common emitter).
- h<sub>ob</sub> small-signal value of the open-circuit output admittance (common base).
- hoe small-signal value of the open-circuit output admittance (common emitter).
- h<sub>rb</sub> small-signal value of the open-circuit reverse voltage transfer ratio (common base).
- h<sub>re</sub> small-signal value of the open-circuit reverse voltage transfer ratio (common emitter).
- $I_B$  base current (dc).
- I<sub>c</sub> collector current (dc).
- $I_{e}$  emitter current. (dc)

ICBO	-	collector cutoff current (dc) emitter open.
Pdc	-	total power input (dc) to all electrodes.
Re	-	external emitter resistance.
Rc	-	external collector load resistance.
V <sub>se</sub>	-	base to emitter voltage (dc).
V <sub>cc</sub>	-	collector supply voltage (dc).
Vce	-	collector to emitter voltage (dc).
V <sub>EE</sub>	-	emitter supply voltage (dc).
Yie	-	small-signal input admittance for a.c. short- circuited output.
Y <sub>re</sub>	-	<pre>small-signal reverse transfer admittance for a.c. short-circuited input.</pre>
Yfe	-	small-signal forward transfer admittance for a.c. short-circuited output.
Уое	-	small-signal output admittance for a.c. short- circuited input.
β	-	feedback factor (complex notation).

# ABBREVIATIONS

db	-	decibels.
cps	-	cycles per second.
kc	-	kilocycles per second.
Mc	-	megacycles per second.
RIAA	-	Recording Industries Association of America.
EIA	-	Electronic Industries Association.

#### CHAPTER I

#### (A) INTRODUCTION

The use of the digital computer in solving engineering problems is becoming widely accepted. The advantages of this electronic device, however, are being exploited more effectively by engineers outside the electronics field. One explanation for the relative lag in the application of the digital computer to electronic circuit design is the fact that a large amount of data can be obtained easily, quickly and inexpensively through experimental study. The computer is very useful where time and expense are involved, and where it is not feasible to simulate a scaled model for experimental study.

The future trend of electronic circuits is towards microminature, modular and integrated circuits. In this field, it is essential that the performance of the circuit be predictable prior to the construction of the physical system because of the high cost of fabrication. With this in mind, this thesis proposes a computer approach to an electronic circuit design. It is not the intention here to design a circuit that would meet the exact specifications of the RIAA playback curve to very close tolerances. The investigation here serves two purposes:

(i) To illustrate the design calculations involved and the ready facility of the digital computer to perform innumerable arithmetic operations at high speed and without mistakes;

l

(ii) To investigate the accuracy of our transistor model and the validity of the basic assumptions made in the formulation of the equivalent circuit.

The design is viewed from a practical standpoint, with emphasis on economy, simplicity and the availability of components.

# (B) REVIEW OF LITERATURE

The few applications of digital computers to electronic circuit design found in literature<sup>2,3</sup> refer mainly to network synthesis and switching circuits and seldom in audio work. Brinkerhoff<sup>4</sup> was perhaps the first to use the computer for transistor circuit calculations. In a paper presented to the International I.R.E. Convention in 1960, he showed how the digital computer can be effectively employed to solve the equations of a transistorized output stage.

In June, 1964, Purnhagen and Lubelfeld<sup>5</sup> approached the problem of laser design using a computer. Based on a mathematical model, the equations which relate the subefficiencies to physically measurable parameters were derived. Their results were in general agreement with known theoretical and experimental properties of the pulsed four-level laser.

Lately, Drew and Atwood<sup>6</sup> successfully analysed an integrated circuit with simulated parasitic elements with the use of a computer. They offered some good suggestions on the general approach to the simulation problem.

This concludes the review of literature for the moment. In the interest of preserving coherence, more background information will be provided during the development of the different phases of the design.

## (C) DESIGN CONSIDERATIONS

For various reasons which will not be discussed in detail, a non-linear recording velocity versus frequency characteristic is employed in disc recording. To ensure flat overall frequency response, this recording characteristic has to be compensated by a special unit known as a frequency equalizer in the reproducing system. Thus a frequency equalizer has to perform two different functions: First, it has to amplify to a suitable level the very small voltages delivered by the cartridge of a record player; second, it has to provide the correct playback frequency response to compensate for the recording characteristic. Since the RIAA recording characteristic is standard in disc recording, the equalizer is designed to feature the RIAA playback curve. However, it must be pointed out that the RIAA playback curve is not the only standard used in disc recording. There are numerous other recording companies which do not use this frequency characteristic in disc recording although their playback curves do not deviate appreciably from the RIAA standard.

The equalizer uses a standard circuit and features two amplifying stages using identical transistors. The required

voltage gain of 30 db at 1000 cps could easily be realized by a single transistor stage. However, to meet the additional requirements concerning frequency response, distortion and impedance levels, two stages are needed. To obtain high voltage gain, all stages are operated in the common-emitter configuration, although the transistor cutoff frequency is relatively low in this configuration. For reasons of stability as well as good low frequency response, the two stages are directly coupled. Operating points are stabilized against changes in transistor parameters, supply voltage and temperature by means of local and series negative feedback. The desired frequency response is achieved by means of a frequency dependent feedback loop. The use of large degrees of negative feedback further provides for high stability of performance characteristics, low distortion and proper impedance levels.

Most high quality cartridges have an internal resistance from 500 to 1000 ohms and an output voltage of the order of 5 to 10 mv. at a stylus velocity of 5.5 cm/sec. The input impedance of the equalizer should be as high as possible to avoid loading the cartridge of the record player.

Noise generated in a transistor amplifier normally consists of hum introduced by inadequate filtering of the supply voltage, thermal noise generated in the chmic resistances and transistor noise. Thermal noise in resistors cannot be avoided but it can be minimized by the use of high stability carbon resistors or metal film resistors. Negative feedback

is not effective in reducing transistor noise. By using low-noise transistors specially designed for use in audio preamplifiers, and operating them at suitable operating points, the transistor noise level can be kept to a minimum.

The specifications which the frequency equalizer is expected to meet are:

(1) A voltage gain of 30 db at the reference frequency of1000 cps.

(2) A frequency response to follow the RIAA playback curve with maximum tolerable deviations of  $\frac{+}{-}$  3 db at frequencies below 50 cps and  $\frac{+}{-}$  1 db within the rest of the frequency range.

#### CHAPTER II

## SYNTHESIS OF THE FREQUENCY SENSITIVE NETWORK

The voltage gain of an amplifier with negative feedback is given by:

where

Equation (1b) signifies that for large values of  $\overline{A}$ , the overall voltage transmittance is independent of the amplification of the internal amplifier and is dependent on the transmission characteristics of the feedback network. Use is made of this property to design the frequency dependent feedback network.

The required frequency response of the equalizer is achieved by means of a negative feedback loop. Since a passive linear feedback network, incapable of inverting phase is to be used, the necessary  $180^{\circ}$  phase shift is obtained by taking the feedback signal from the collector of stage 2 and feeding it back to the emitter lead of stage 1 as shown in Fig. 1. To derive an expression for the voltage amplification of this circuit, it is assumed that the base current of the first stage is negligible compared to the collector current. The equations are:

The solution of equations (2), (3), (4) and (5) for the ratio of the terminal voltages gives

$$A_{vf} = \frac{v_o}{v_i} = \frac{A_{v_1} A_{v_2}}{R_{E_I} \left[ A_{v_I} A_{v_2} R_{i_2} + A_{v_2} R_{i_2} + (A_{v_I} + 1) Z_f \right] + R_{i_2} (R_{E_I} + \overline{Z}_f)}$$
(6a)



Fig. 1. Frequency sensitive feedback arrangement.

Dividing equation (6a) by  $R_{i2}(R_{fl} + \overline{Z}_{f})$  gives

$$A_{vf} = \frac{A_{vI} A_{v2}}{A_{vI} A_{v2}} \frac{R_{EI}}{R_{EI} + \overline{Z}_{f}} + \frac{A_{v2}R_{EI}}{R_{EI} + \overline{Z}_{f}} + \frac{(A_{vI} + 1)\overline{Z}_{f}}{R_{i2} (R_{EI} + \overline{Z}_{f})} + 1$$
(6b)

Considering the relative orders of magnitude, equation (6b) reduces to

Comparing equation (7) with equation (1a), it is seen that

$$\overline{\beta} \approx \frac{R_{\mathcal{E}l}}{R_{\mathcal{E}l} + \overline{Z}_{f}}$$

$$\approx \frac{R_{\mathcal{E}l}}{\overline{Z}_{f}}, \quad \text{for } \overline{Z}_{f} \gg R_{\mathcal{E}l}$$

Hence for large values of  $\overline{A}$ , since  $R_{\ell \ell}$  is frequency independent, the desired RIAA frequency response can be realized by a suitable design of the feedback network.

Consider the frequency-gain characteristics of the RIAA playback curve as shown in Fig. 2. The curve requires a low frequency boost of 6 db per octave from 500 cps down to 50 cps and a high frequency roll off starting at 2120 cps. The RIAA curve is seen to be well approximated by curve 1 (dotted). This assymptotic approximation method has come to be known as "breakpoint approximation" and is due to Bode.<sup>7</sup> Given this curve, the problem is to find an expression for a network function as a quotient of polynomials in s which has a



magnitude approximating the curve to within an acceptable tolerance.

Since only 6 db per octave slopes are required,  $Z_{f}(S)$  can be realized by a relatively simple RC network. The time  $\infty$ nstants of the RC network are determined by the 3 break frequencies:

$$T_{1} = \frac{1}{2 \pi f_{1}}$$
$$T_{2} = \frac{1}{2 \pi f_{2}}$$
$$T_{3} = \frac{1}{2 \pi f_{2}}$$

From consideration of the break points,  $T_1$  and  $T_3$  correspond to poles in the network function and  $T_2$  corresponds to a zero. The log-log assymptotic dotted curve is easily seen to be represented by the expression:

$$Z_{f}(s) = \frac{K (T_{2}s + 1)}{(T_{1}s + 1) (T_{3}s + 1)} \dots \dots \dots (8a)$$

where K is a constant. The value of K controls the degree of feedback for a given value of emitter resistance  $R_{\rm El}$ . In this design, the degree of feedback is controlled by choosing a suitable value of  $R_{\rm El}$  and the value of K is chosen so that the components which form the network are readily obtainable commercially.

From equation (14a),

$$z_{f}(s) = \frac{K T_{1} T_{3} (s + \frac{1}{T_{2}})}{T_{2} (s + \frac{1}{T_{1}}) (s + \frac{1}{T_{3}})} \dots \dots \dots (8b)$$

Using partial fractions,

$$Z_{f}(s) = \frac{K_{1}}{(s + \frac{1}{T_{1}})} + \frac{K_{2}}{(s + \frac{1}{T_{3}})}$$

$$= \frac{1}{(\frac{s}{K_{1}} + \frac{1}{T_{1}K_{1}})} + \frac{1}{(\frac{s}{K_{2}} + \frac{1}{T_{3}K_{2}})}$$

$$= \frac{1}{(\frac{s}{K_{1}} + \frac{2\pi f_{1}}{K_{1}})} + \frac{1}{(\frac{s}{K_{2}} + \frac{2\pi f_{3}}{K_{2}})} \dots (8c)$$

Equation (8c) shows that the impedance function  $Z_{f}(s)$  can be realized by an RC network as shown in Fig. 3.



Fig. 3. The RC feedback network.

The values of the components are given by:

Referring again to Fig. 2, it appears that the first approximation is the best. This curve has break frequencies at 50 cps, 500 cps, and 2120 cps. However, with a network synthesized from this, the computer predicts that the response will be about 2.5 db down at 50 cps. This was subsequently verified in the laboratory.

To increase the response at low frequencies, curve 2 (dotted) is drawn with break frequencies at 36 cps, 500 cps, and 2120 cps.

Substituting  $f_1 = 36$  cps,  $f_2 = 500$  cps, and  $f_3 = 2120$  cps into equation (14b) gives

$$Z_{f}(s) = \frac{K 960 (s + 1000\pi)}{(s + 72\pi) (s + 4240\pi)}$$

$$K_{1} = \frac{K 960 (s + 1000\pi)}{(s + 4240\pi)} | s = -72\pi$$

$$= \frac{214 K}{2}$$

$$K_{2} = \frac{K 960 (s + 1000\pi)}{(s + 72\pi)} | s = -4240\pi$$

$$= \frac{746 K}{2}$$

Substituting for  $K_1$  and  $K_2$  into equations (9), (10), (11) and (12) gives

$$R_{1} = \frac{K_{1}}{2\pi f_{1}} = \frac{K_{1}}{72\pi}$$

$$= \frac{0.945 \text{ K} \text{ (ohms)}}{1}$$

$$C_{1} = \frac{1}{K_{1}}$$

$$= \frac{4.67 \text{ x } 10^{-3}}{K} \text{ (farads)}$$

$$R_{2} = \frac{K_{2}}{2\pi f_{3}} = \frac{K_{2}}{\pi 4240}$$

$$= \frac{5.6 \times 10^{-2} \text{ K} \text{ (ohms)}}{K}$$

$$C_{2} = \frac{1}{K_{2}}$$

$$= \frac{1.34}{K} \times 10^{-3} \frac{\text{(farads)}}{\text{(farads)}}$$
Let K = 100 x 10<sup>3</sup>, then
$$R_{1} = 94.5 \text{ K}\Omega$$

$$C_{1} = 0.0467 \text{/}^{4}\text{F}$$

$$R_{2} = 5.6 \text{ K}\Omega$$

$$C_{2} = 0.0134 \text{/}^{4}\text{F}$$

Choosing the nearest EIA standards,

$$R_{1} = 100 \text{ K}\Omega$$

$$R_{2} = 5.1 \text{ K}\Omega$$

$$C_{1} = 0.047 \mu \text{F}$$

$$C_{2} = 0.015 \mu \text{F}$$

#### CHAPTER III

## SELECTION OF OPERATING POINTS AND CIRCUIT COMPONENTS

The selection of the operating point of a transistor audio-frequency amplifier stage has a great influence upon the useful collector-voltage swing, distortion and noise level. Any uncontrolled change in the operating point has to be avoided since it directly influences the performance characteristics of the stage. Once a suitable operating point has been selected, it has to be stabilized to be essentially independent of transistor parameter tolerances (especially of variations in the current transfer ratio), temperature and supply-voltage variations.

One of the most effective and convenient methods to achieve d.c. stabilization in a common-emitter stage is the insertion of a resistor in the emitter lead as shown in Fig. 4. The resulting negative d.c. series feedback stabilizes the operating point of the stage against changes in transistor parameters, temperature and supply voltage. For optimum stability, the emitter resistor should be made as large as possible. However, too high a value requires an impracticably high supply voltage. Normally, a compromise has to be made between stability requirements and supply voltage facilities.

In this design, both stages are operated in the commonemitter connection; they are directly coupled for optimum low frequency response and good d.c. stability. Operating



Fig. 4. Simplified circuit of a common emitter stage with series feedback.

point stability of the individual stages is achieved by emitter resistors, and a d.c. negative-feedback loop around the first two stages ensures high overall d.c. stability. The d.c. circuit of the amplifier is shown in Fig. 5.

The system used in the following calculations shall be explained briefly. In principle, any desired system of reference arrows may be used, the results of the calculations will be the same in any case. All reference arrows will be applied according to the sign convention used in fourterminal network theory. Current reference arrows will be counted positive for currents flowing into the network, and voltage reference arrows will be counted positive for voltages referred to the common or ground terminal. Actual d.c.



Fig. 5. D.C. circuit of the two-stage amplifier.

currents are counted positive in the direction of conventional current flow, and d.c. voltages are counted positive from positive to negative terminals.

When this system is applied to PNP-transistor circuit analysis, a number of values become negative. In the following calculations, the subscripts B, E and C refer to the respective transistor electrodes. The subscripts 1 and 2 refer to the individual amplifier stages.

Since direct coupling is employed, the base current of each stage affects the preceeding stage. The amplifier will therefore be designed starting with the last stage.

# Stage Two

Since the amplifier is to be designed to give an undis-

torted output of about 225 mV at 1 kc, a rough calculation shows that at 20 cps., the relative gain is +20 db, which means that the collector voltage swing is of the order of 2.3 V. The operating point is selected where it is not too close to the saturation region.

Maximum ratings of the 2N414 transistor are:

 $V_{cE} = -15V \quad (V_{\beta E} = 0.1V)$   $V_{cB} = -30V \quad (\text{emitter open})$   $V_{EB} = -15V \quad (\text{collector open})$   $I_c \quad (\text{steady}) = 200 \text{ mA}$   $P_c = 200 \text{ mW}$ 

Temperature (ambient) =  $85^{\circ}C$ .

To achieve maximum voltage gain, the collector resistor of this stage will be made as large as possible. The selected operating point is:

$$I_c = -1.0 \text{ mA}$$
  
 $V_{CE} = -5.0 \text{ V}$   
 $V_{cc} = -16.0 \text{ V} \text{ (supply voltage available).}$ 

A suitable load resistor is 7.5 Kg.

$$I_{cc_{2}} = I_{f_{2}} + I_{c_{2}}$$

$$V_{c_{2}} \approx V_{cc_{1}} - I_{c_{2}}R_{c_{2}}$$

$$\approx -16.0 + 1.0 \times 10^{-3} \times 7.5 \times 10^{3}$$

$$\approx -8.5 V$$

Since  $R_{f_2} \gg R_{E_1}$ 

$$I_{f_2} = V_{c_2} = -8.5 V$$
  
$$\frac{-8.5 V}{105 \times 10^3 \Omega} = -0.081 \text{ ma.}$$

$$I_{cc_2} = I_{c_2} + I_{f_2}$$

$$(-1.0 - 0.081) \text{ ma.}$$

$$= -1.081 \text{ ma.}$$

$$V_{c_2} = V_{cc_2} - I_{c_2} R_{c_3}$$

$$= -16.0 + 1.081 \times 10^{-3} \times 7.5 \times 10^{3}$$

$$= -7.9 \text{ V}$$

$$V_{ce} = -5.0 \text{ V (selected)}$$

$$V_{fe_2} = V_{c_3} - V_{ce_2} = -7.9 + 5.0^{\circ} = -2.9 \text{ V}$$

$$I_c = \beta I_{\beta} + (\beta + 1) I_{cb_3} \dots \dots \dots \dots (13)$$

$$\beta_2 = h_{Fe} | I_{c_2} = 1 \text{ ma.}$$

$$= 60 \text{ (average)}$$

$$(\beta_2 + 1) I_{cb_3} = 61 (-2.0 \times 10^{-6}) = -0.122 \text{ ma.}$$

$$I_{b_2} = \frac{I_{c_2} - (\beta_2 + 1) I_{cb_3}}{\beta_2}$$

$$= (\frac{-1.0 + .122}{60}) \text{ ma.}$$

$$= -0.0146 \text{ ma.}$$

$$I_{e_2} = I_{c_2} + I_{e_2}$$

$$= (-1.0 - 0.046) \text{ ma.}$$

$$= -1.0146 \text{ ma.}$$

From stage 1, it will be found that  $I_{\theta_1} = -0.0105$  ma.

$$I_{T_2} = (-1.0146 + 0.0105) \text{ ma.}$$

$$= -1.004! \text{ ma.}$$

$$R_{E_2} = \frac{V_{E_2}}{I_{T_2}} = \frac{-2.9 \text{ V}}{-1.004 \text{ ma.}}$$

$$= \underline{2.89 \text{ K} \Omega}$$

Choose  $R_{\epsilon_2} = 3K\Omega$ , the nearest EIA standard.

$$V_{\mathcal{E}\mathcal{E}2} = I_{T_2} R_{\mathcal{E}2}$$
  
= -1.004 x 10<sup>-3</sup> x 3 x 10<sup>3</sup>  
= -3.012 V.

From the characteristic curves of all medium powered Ge transistors,  $V_{BE} = +0.1 V$ .  $V_{BZ} = (-3.012 - 0.1)V$ 

 $= \frac{-3.112 \text{ V}}{1}$   $P_{c} = |I_{c2} \times V_{c\ell}| = 1 \times 10^{-3} \times 5 = 5 \text{ mv}.$   $P_{dc} = |I_{cc2} \times V_{cc2}| = 1.081 \times 10^{-3} \times 16.0 = 17.3 \text{ mw}.$ 

## Stage One

Since the two stages are directly coupled,

 $V_{B2} = V_{C1} = -3.112 V$ 

To achieve the desired high signal to noise ratio, the first stage has to be designed for optimum low noise level. Since it has to handle only very small signals, the selection of the operating point is not limited by considerations concerning collector voltage swings. The source resistance is 800 n. At the reference frequency of 1 kc, a suitable value of collector current is 0.5 mA. The selected operatingpoint is:

$$I_{c} = -0.5 \text{ ma.}$$

$$V_{ce} = -3 \text{ V.}$$

$$V_{cc} = -14.5 \text{ V}$$

$$R_{c_{1}} = \frac{V_{cc_{1}} - V_{c_{1}}}{I_{c_{1}} + I_{g2}}$$

$$= \frac{-14.5 \text{ V} + 3.112 \text{ V}}{(0.5 - 0.0146) \text{ ma}}$$

$$= \frac{11.39 \text{ V}}{0.5146 \text{ ma.}} \approx \frac{22 \text{ K}\Omega}{22 \text{ K}\Omega}$$

$$V_{c_1} = V_{cc_1} - I_{c_1} \times R_{c_2}$$

$$= -14.5 + 0.5146 \times 10^{-3} \times 22 \times 10^{3}$$

$$= -3.16 \text{ V}.$$

$$V_{cg_1} = -3.0 \text{ V} (\text{selected})$$

$$V_{cg_1} = V_{c_1} - V_{cg_1}$$

$$= -3.16 \text{ V} + 3.0 \text{ V}$$

$$= -0.16 \text{ V}$$

$$I_{g_1} = \frac{I_{c_1} - (\beta_1 + 1) I_{cg_0}}{\beta_1}$$

$$\beta_1 = h_{fg} | I_{c_1} = 0.5 \text{ ma}$$

$$\approx 40$$

$$I_{g_1} = \frac{-0.5 + 0.082}{40}$$

$$= -0.0105 \text{ ma.}$$

$$I_{\tau_1} = I_{c_1} + I_{g_1} + I_{f_2}$$

$$= (-0.5 - 0.0105 - 0.081) \text{ ma}$$

$$R_{g_1} = \frac{V_{gg_1}}{I_{\tau_1}} = \frac{-0.16 \text{ V}}{-0.5915 \text{ ma.}}$$

From the graph of output voltage verses  $R_{\beta i}$ , (appendix B) it is seen that for  $R_{Ei} = 270 \Omega$ , the output voltage is 165 mV. at 1 kc. We require an output voltage of about 225 mV. Hence we choose  $R_{Ei} = 200 \Omega$ .

$$V_{EE1} = I_{T1} R_{E1}$$
  
= -0.5915 x 10<sup>-3</sup> x 200  
= -.118 V.  
$$V_{BE1} = +0.1 V$$
  
$$V_{B1} = V_{EE1} + V_{EE1}$$
  
= -0.218 V.  
$$I_{B1} = -0.0105 ma.$$
  
$$R_{f1} = \frac{V_{EE2} - V_{B1}}{I_{B1}}$$
  
=  $\frac{-3.072 V + 0.218 V}{-0.0105 ma.}$   
=  $\frac{-2.79 V}{-0.0105 ma.}$ 

Choose  $R_{f1} = 270 \text{ K} \Lambda$ , the nearest E. I. A. standard.

The low frequency response of the equalizer is limited by the values of coupling and emitter bypass capacitors. To ensure good low frequency response, the lower cutoff frequency should be as low as possible. The choice of the values for  $C_{SI}$ ,  $C_{E2}$  and the decoupling capacitors are not critical. Since the input impedance of the amplifier is high, a convenient value of  $C_{SI}$  is  $10 \ \mu$ F. To ensure good low frequency response down to 20 cps.,  $C_{E2}$  is chosen to be  $100 \ \mu$ F. To achieve a low hum level and to avoid low frequency instability, the decoupling capacitors have been chosen to be  $100 \ \mu$ F. The complete circuit of the frequency equalizer is shown in Fig. 10.



Fig. 16. Complete frequency equalizer circuit.

### (B) D.C. BIAS AND STABILITY

The problem of designing bias circuits for transistor amplifiers has received the attention of many investigators.<sup>8,9</sup> Numerous reports have been made pertaining to the thermal displacement of the transistor operating point.

In this design, the first two stages of the circuit have a feedback bias arrangement with  $R_{f1}$  feeding bias current to the base of  $T_1$  which is directly proportional to the current of  $T_2$ . This stabilizes the operating point for variation of both  $h_{FE}$  and the ambient temperature. Fig. 7 shows the feedback bias arrangement.



# Fig. 7. Feedback bias arrangement.

In finding an analytical expression for the stability factors of the two stages, it is assumed that at a given

temperature, the reverse saturation current  $I_{coo}$  is the same since the two transistors are identical. It is also assumed that the increment of this current with temperature is the same.

Neglecting the emitter junction voltage, the following equations apply:

 $V_{cc_1} = R_{c_1} (I_{c_1} + I_{\beta_2}) + R_{f_1} I_{\beta_1} + R_{E_1} (I_{f_2} + I_{c_1} + I_{\beta_1}) . (14a)$   $V_{cc_1} = R_{c_1} (I_{c_1} + I_{\beta_2}) + R_{E_2} (I_{c_2} + I_{\theta_2} - I_{\beta_1}) . . . . . (15a)$   $V_{cc_2} = R_{c_2} (I_{c_2} + I_{f_2}) + R_{f_2} I_{f_2} + R_{E_1} (I_{f_2} + I_{c_1} + I_{g_1}) . . (16a)$ Using equations (14a), (15a), (16a) and (13), the expressions for the stability factors are obtained by differentiating the collector currents with respect to  $I_{cbo}$ . As shown in Appendix B, the stability factors are:

$$S_1 = \frac{dI_{c_i}}{dI_{cbo}} = 11.13$$

and

$$5_2 = \frac{dI_{c2}}{dI_{c80}} = -64.9$$

The values are in good agreement<sup>10,11</sup> with values to be expected of such a circuit. The negative sign for  $S_2$  indicates that the collector current of stage 2 decreases as  $I_{cB0}$  (or temperature) increases.  $S_2$  is considerably larger than  $S_1$  because of the gain factor.

#### CHAPTER IV

#### ANALYSIS OF THE CIRCUIT

(A) THE NODE EQUATIONS

The first step is to draw an equivalent circuit to provide a model for the mathematical analysis. At this point, a decision has to be made as to how exact an equivalent circuit is to be used. In hand calculations, many approximations are usually made to simplify calculations. On the digital computer, however, once the program is prepared, an exact solution can be obtained almost as rapidly as an approximate one. Factors which have negligible effect on the performance are of course eliminated to simplify programming.

In the analysis to follow, the small signal parameters of the transistor are assumed to be constant and frequency independent throughout the audio frequency range. The effects of stray wiring capacitance will also be assumed negligible. The y-parameter model will be used as it is most convenient for voltage amplification analysis. The complete equivalent circuit is shown in Fig. 8.

Since there is no standard program for the computer to solve simultaneous equations with complex coefficients, each of the five nodal equations had to be separated into the real and imaginary parts. The five nodal equations thus break up into a set of 10 simultaneous equations.



Fig. 18. Complete Equivalent Circuit.

THE NODAL EQUATIONS

$$\bar{\mathbf{e}}_{1}\left[\mathbf{y}_{fe}\right] - \bar{\mathbf{e}}_{2}\left[\mathbf{y}_{fe} + \mathbf{y}_{oe}\right] + \bar{\mathbf{e}}_{3}\left[\frac{1}{\mathbf{R}c_{1}} + \mathbf{y}_{oe} + \mathbf{y}_{ie}^{*}\right] \\ -\bar{\mathbf{e}}_{4}\left[\mathbf{y}_{re}^{*} + \mathbf{y}_{ie}^{*}\right] + \bar{\mathbf{e}}_{5}\left[\mathbf{y}_{re}^{*}\right] = 0 \dots (19)$$
F -	7	-									-	C 7
.875 x10 <sup>-5</sup>		1.761 x10 <sup>-3</sup>	2485 x10 <sup>-4</sup>	508 x10 <sup>-3</sup>	0	1618 x10 <sup>-6</sup>	0	-0.37 x10 <sup>-5</sup>	0	0	ο	e <sub>IR</sub>
1.74 x10 <sup>-7</sup>		.2485 x10 <sup>-4</sup>	1.761 x10 <sup>-3</sup>	0	508 x10 <sup>-3</sup>	0	1618 x10 <sup>-6</sup>	0	37 x10 <sup>-5</sup>	0	0	e,I
0		-2.00 x10 <sup>-2</sup>	0	24.29 x10 <sup>-3</sup>	1174 x10 <sup>-3</sup>	-11.62 x10 <sup>-6</sup>	0	0	0	1155 x10 <sup>-3</sup>	.1174 x10 <sup>-3</sup>	e <sub>2R</sub>
ο		0	-20.0 x10 <sup>-3</sup>	.1174 x10 <sup>-3</sup>	24.29 x10 <sup>-3</sup>	0	-11.62 x10 <sup>-6</sup>	0	0	1174 x10 <sup>-3</sup>	1155 x10 <sup>-3</sup>	e <sub>21</sub>
0		19.49 x10 <sup>-3</sup>	0	-19.5 x10 <sup>-3</sup>	0	.7653 x10 <sup>-3</sup>	0	708 x10 <sup>-3</sup>	0	2543 x10 <sup>-6</sup>	0	e <sub>3R</sub>
о	=	0	19.49 x10 <sup>-3</sup>	0	-19.5 x10 <sup>-3</sup>	0	.7653 x10 <sup>-3</sup>	0	708 x10 <sup>-3</sup>	0	2543 x10 <sup>-6</sup>	e,I
ο		37 x10 <sup>-5</sup>	0	0	0	-40.0 x10 <sup>-3</sup>	0	40.36 x10 <sup>-3</sup>	1571	-21.0 x10 <sup>-6</sup>	0	e <sub>4R</sub>
0		0	37 x10 <sup>-5</sup>	0	0	0	-40.0 x10 <sup>-3</sup>	.1571	40.36 x10 <sup>-3</sup>	0	-21.0 x10 <sup>-6</sup>	e41
ο		0	0	1155 x10 <sup>-3</sup>	.1174 x10 <sup>-3</sup>	39.29 x10 <sup>-3</sup>	0	-39.31 x10 <sup>-3</sup>	0	.27 x10 <sup>-3</sup>	1174 x10 <sup>-3</sup>	e <sub>5R</sub>
ο		0	0	1174 x10 <sup>-3</sup>	1155 x10 <sup>-3</sup>	0	39.29 x10 <sup>-3</sup>	0	-39.31 x10 <sup>-3</sup>	.1174 x10 <sup>-3</sup>	.27 x10 <sup>-3</sup>	e₅ı
		_	Fia	. 19. M	latrix (1	0 x 10)	of nodal	coeffic	ients.			

This allows the real and the imaginary parts of the nodal voltages to be found simultaneously. The (10 x 10) matrix of the nodal equations which describe the performance of the circuit at 1 kc. is shown in Fig. 9. The input voltage  $\bar{e}_{s}$  is assumed to be 7.0 mv and  $R_{g}$  equal to 800 ohms.

### THE INPUT AND OUTPUT IMPEDANCES

One of the important effects of feedback is its influence on the impedance that the amplifier presents to any external circuit connected to it. For an amplifier with negative voltage feedback the input impedance is increased while the output impedance is decreased.

The input impedance of the equalizer is effectively the reactance of the input coupling capacitor in series with the impedance  $\overline{Z}_{ii}$  which is the driving point impedance between node 1 and ground.  $\overline{Z}_{ii}$  is determined by taking the ratio of  $\overline{e}_1$  and the sum of the node currents leaving the node. Thus

$$\bar{z}_{i_{1}} = \bar{e}_{1}$$

$$= \frac{\bar{e}_{1}}{(\bar{e}_{1} - \bar{e}_{4})\frac{1}{R_{f_{1}}} + (\bar{e}_{1} - \bar{e}_{2}) y_{i_{2}} + (\bar{e}_{3} - \bar{e}_{2}) y_{r_{e}}}$$

and

The output impedance of the amplifier is effectively the reactance of the output coupling capacitor in series with the

impedance  $\overline{Z}_{05}$  which is the driving point impedance between node 5 and ground.  $\overline{Z}_{05}$  is determined by applying a test voltage at node 5 and taking the ratio of the node voltage and currents leaving the node. Thus

$$\overline{Z}_{o5} = \frac{\overline{e}_{5}}{\sum_{i_{5}}^{i_{5}}} = \frac{\overline{e}_{5}}{(\overline{e}_{3} - \overline{e}_{4}) y_{fe}^{i} + (\overline{e}_{5} - \overline{e}_{4}) y_{oe}^{i} + \overline{e}_{5} (\frac{1}{R_{c_{2}}}) + (\overline{e}_{5} - \overline{e}_{2}) \overline{Y}_{f}}$$

and

The circuit for the determination of  $\overline{Z}_{os}$  is shown in Fig. 10.

### THE NYQUIST TEST FOR STABILITY

The benefits derived from the use of negative feedback are great but they are achieved at the expense of gain and the possibility of self-oscillation because the forward and feedback elements are frequency sensitive. Consider equation (la)

$$\overline{A}_{v_f} = \frac{\overline{A}}{1 + \overline{\beta} \overline{A}}$$

when  $\overline{\beta} \ \overline{A} = -1$ ,  $\overline{A}_{vf} \rightarrow \infty$ , a condition intolerable in amplifiers and represents an output limited only by the saturation and cutoff regions of the transistors.

To test for the stability of the circuit,  $\overline{\beta} \ \overline{A}$  is plotted in polar coordinates. According to the Nyquist criterion,<sup>12</sup> oscillation will occur if the locus of  $\overline{\beta} \ \overline{A}$  encloses the



Fig. 10. Circuit for the determination of  $\overline{Z}_{os}$ .

critical point (-1, 0).

The overall frequency characteristics of the amplifier with the frequency dependent feedback loop open is approximated by assuming that the amplifier has uniform gain over the mid-band as shown in Fig. 11.



Fig. 11. Approximation of the overall frequency characteristics.

 $f_{\kappa l}$  is the low frequency half power point and is determined by using the computer to calculate the amplifier's response at low frequencies.  $f_{\kappa_2}$  and  $f_{\kappa_3}$  are the high frequency half power points of stages 1 and 2 respectively and they are related to the circuit parameters by:

The mid-band voltage gain is taken to be the gain at 1 kc and is denoted by  $A_m$ . The overall transfer function is thus given by:

$$\overline{A} = \frac{Am}{(1-j\frac{f_{\alpha_i}}{f})(1+j\frac{f}{f_{\alpha_2}})(1+j\frac{f}{f_{\alpha_3}})}$$

$$= \frac{A_{m}\left[\left(1 - \frac{f^{2}}{f_{w2}f_{w3}}\right) + f_{w_{1}}\left(\frac{f_{w2} + f_{w3}}{f_{w2}f_{w3}}\right)\right] + j\left[\frac{f\left(\frac{f_{w2} + f_{w3}}{f_{w2}f_{w3}}\right) - \frac{f_{w_{1}}}{f}\left(1 - \frac{f^{2}}{f_{w2}f_{w3}}\right)\right]}{\left[\left(1 - \frac{f^{2}}{f_{w2}f_{w3}}\right) + f_{w_{1}}\frac{\left(f_{w2} + f_{w3}\right)}{f_{w2}f_{w3}}\right]^{2} + \left[\frac{f\left(\frac{f_{w2} + f_{w3}}{f_{w3}}\right) - \frac{f_{w_{1}}}{f}\left(1 - \frac{f^{2}}{f_{w2}f_{w3}}\right)\right]^{2}}{f_{w2}f_{w3}}\right]^{2}$$

$$= \frac{Am\left(P_{1} + jP_{2}\right)}{P_{3} + P_{4}}$$

where

$$P_{i} = (1 - \frac{f^{2}}{f_{\alpha_{2}}f_{\alpha_{3}}}) + f_{\alpha_{1}}(\frac{f_{\alpha_{2}} + f_{\alpha_{3}}}{f_{\beta_{2}}f_{\alpha_{3}}})$$

$$P_{2} = \frac{f_{\alpha_{2}}(f_{\alpha_{2}} + f_{\alpha_{3}})}{f_{\alpha_{2}}f_{\alpha_{3}}} - \frac{-f_{\alpha_{1}}}{f_{\alpha_{1}}}(1 - \frac{f^{2}}{f_{\alpha_{2}}f_{\alpha_{3}}})$$

$$P_{3} = \left[(1 - \frac{f^{2}}{f_{\alpha_{2}}f_{\alpha_{3}}}) + f_{\alpha_{1}}(\frac{f_{\alpha_{2}} + f_{\alpha_{3}}}{f_{\alpha_{2}}f_{\alpha_{3}}})\right]^{2}$$

$$P_{4} = \left[\frac{f_{\alpha_{2}}(f_{\alpha_{3}} + f_{\alpha_{3}})}{f_{\alpha_{2}}f_{\alpha_{3}}} - \frac{f_{\alpha_{1}}}{f_{\alpha_{2}}f_{\alpha_{3}}}\right]^{2}$$

Letting 
$$\overline{\beta} = \beta_R + j\beta_I$$
,  
 $\overline{\beta}\overline{A} = \underline{Am} \left( P_1 \beta_R + P_2 \beta_I \right) + j \left( P_1 \beta_I - P_2 \beta_R \right)$   
 $P_3 + P_4$ 
(25)

Using equation (24), the half power frequencies  $f_{\kappa_2}$  and  $f_{\kappa_3}$  were found to be 119 kc and 178 kc respectively. The low frequency half power point was computed to be 20 cps.

The computer was programmed to calculate the real and imaginary components of equation (25) over a wide range of frequencies from 10 cps to  $10^8$  cps. The polar plot is shown in Fig. 12. It is seen that the locus of  $\overline{\beta}$   $\overline{A}$  does not encircle the critical point (-1, 0). The loop amplitude and phase characteristics are also plotted as shown in Fig. 13a and Fig. 13b. It is seen that the gain magnitude drops to unity (0 db) before the phase shift is  $180^{\circ}$ at both ends of the frequency spectrum. This indicates that the amplifier is stable.







#### CHAPTER V

### EXPERIMENTAL DETERMINATION OF THE CIRCUIT PERFORMANCE

### OPERATING POINTS

A VTVM with an input resistance of ll megohms was used for all d.c. measurements. Since it is not possible to take current measurements in a transistor circuit without upsetting normal operating conditions of the circuit, all direct current values of interest had been determined from voltage and resistance measurements.

## FREQUENCY RESPONSE MEASUREMENTS

The equipment was connected as shown in Fig. 14.





The oscillator which provided a constant amplitude signal was connected in series with a 1000:1 voltage dividing network. The output of the amplifier was connected to one of the inputs of the CRO. The signal frequency was varied from 20 cps to 15 kc. Measurements of the input and output voltages were taken. The phase shift of the amplifier at each frequency was obtained by measuring the time delay of the two signals traced on the screen. The results are shown in table 2.

### INPUT AND OUTPUT IMPEDANCE MEASUREMENT

A Z-angle meter was used to determine the input and output impedance of the circuit. The equipment was connected as shown in Fig. 15.



# Fig. 15. Measurement of the input impedance.

Since the expected value of the input impedance slightly exceeds the range of the Z-angle meter, an accurately measured resistor of 100 KR was connected in parallel with the input impedance to be measured. The connecting leads were kept as short as possible to insure that extraneous signals were not introduced. The CRO was used to check that the equalizer circuit was working in the linear region when the measurements were taken.

The circuit to measure the output impedance is shown in Fig. 16.



Fig. 16. Measurement of output impedance.

The input terminals were terminated by a resistance of 800 ohms which was the assumed resistance of the source. The results of the measurements are shown in table 4.

### CHAPTER VI

### CONCLUSIONS

# (A) COMPARISON OF THE EXPERIMENTAL RESULTS TO THE ANALYTICAL RESULTS

Table 1 shows the d.c. measurements of the circuit as compared to the analytically calculated values. It is seen that the static operating points actually achieved closely approximate the intended values.

Table 2 shows the frequency response and phase shift of the circuit. The relative frequency response of the circuit as compared with the desired RIAA frequency characteristic is shown in table 3. The values are seen to be in very close agreement for frequencies above 500 cps. Maximum deviation of the frequency-gain characteristic is +1.3 db. at 30 cps which is well within the specification limit of the design. The photographs of the waveforms at 1 kc and 10 kc (shown in Appendix C) show no trace of waveform distortion or of any spurious response. The circuit can, therefore, be expected to give a good performance under normal working conditions.

The plot of phase shift versus frequency shows appreciable deviation between the experimental values and the theoretically expected values. The discrepancy may be accounted for by the fact that it is not possible to take very accurate measurements on the oscilloscope when the order of magnitude is small. Assuming that the time delay between the two waveforms can be measured to an accuracy of say  $\pm$  0.2 of a small division, then taking a typical reading of 5 small divisions as an example, we see that an error of  $\pm$  10% can be expected in the measurement of the phase shift.

The experimental and theoretical values of the input and output impedance at 1 kc are in reasonably good agreement. However, transistors have a wide range of parameter variations and a deviation of  $\pm$  30% or more can generally be expected.

	Intended values	Measured values
Stage l		
Vccı	-14.5 V	-14.55 V
Vcei	- 3.0 V	- 2.95 V
I <sub>c1</sub>	- 0.5 ma	- 0.516 ma
Stage 2		
V <sub>cc2</sub>	-16.0 V	-16.0 V
V <sub>CE2</sub>	- 5.0 V	- 5.3 V
I <sub>c</sub> ,	- 1.0 ma	- 0.976 ma

Table 1. Operating points.

Frequency (cps)	Output volt Theoretical	tage (volts) Experimental	Phase shift Theoretical	ft (degrees) Lo <mark>per</mark> imental
20	2.36	2.60	16.0	18.8
30	2.15	2.30	26.5	31.0
50	1.74	1.85	40.5	44.2
70	1.42	1,53	48.8	50.4
100	1.09	1.15	55.4	57.3
200	0.615	.65	60.3	60.0
300	0.446	.46	58.3	59.5
500	0.319	.32	53.2	52.7
700	0.270	.28	50.1	51.4
1000	0.232	.235	48.8	48.8
2000	0.172	.175	54.7	52.8
3000	0.134	.135	61.0	61.8
5000	0.090	.090	68.1	69.7
7000	0.067	.070	71.1	73.1
10000	0.048	.050	72.5	74.0
15000	0.033	.033	71.5	73.9

Table 2. Frequency response and phase shift.

Frequency	RIAA Values	Computer calculated	Measured values	
	(db)	(db)	(db)	
30	+18.61	+19.30	+19.9	
50	+16.96	+17.46	+17.8	
70	+15.31	+15.72	+16.0	
100	+13.11	+13.42	+13.8	
200	+ 8.22	+ 8.43	+ 8.9	
300	+ 5,53	+ 5.63	+ 5.9	
700	+ 1.23	+ 1.29	+ 1.2	
1000	0.00	0.00	0.0	
2000	- 2.61	- 2.62	- 2.5	
3000	- 4.76	- 4.78	- 4.8	
5000	- 8.23	- 8.24	- 8.3	
7000	-10.85	-10.83	-10.5	
10000	-13.75	-13.70	-13.4	
15000	-17.17	-17.05	-17.2	

Table 3. Relative frequency response.

	Theore	etical	Experimental		
	Z	Phase angle	Z P	hase angle	
Input Impedance	114.3 KM	+14.4 <sup>0</sup>	116 KN	+10 <sup>0</sup>	
Output Impedance	180.9 <i>1</i> )	-51.5°	192 L	-49 <sup>0</sup>	

Table 4. Input and output impedance.





# (B) SUGGESTIONS FOR AN EXTENSION OF THE RESEARCH

The results of the work to this point indicates that within the audio frequency range, the circuit is well approximated by the y-parameter equivalent circuit. The basic assumptions that the parameters are constant and frequency independent within this range of frequency are therefore justifiable. Although frequency has been the only parameter thus far varied, the program can easily be extended to include the effects of the collector and emitter capacitances. Further, tabulated values of the expected variations in transistor parameters as a function of frequency or temperature can be individually introduced into the circuit equations in the same manner that the y-parameter values were handled.

In this work, the standard design technique has been accelerated with the use of the digital computer. The total computer time necessary for the design of this amplifier is only about half an hour. The investigation indicates, however, the immense possibilities of the computer. It provides the designer with a tool which ensures an accurate and corthe rect design on first try. It makes possible a unified approach to circuit analysis, and to any other system which can be described by a set of simultaneous linear complex equations. More sophisticated programs are highly possible where the input consists of performance specifications and the computer  $_{\Lambda}^{j_{5}}$  programmed to scan the circuit parameters and

search out all the possible combinations which will meet the required specifications.

### APPENDIX A

# PARAMETER CALCULATIONS

The common-base h-parameter values for the 2N414 transistor are obtained from the manufacturer's data sheet and corrected for the operating conditions.

# STAGE 2

Parameter	Parameter value from data sheet	Correct I = 1 ma., factor	ion at V = -5.0 V value
hil (ohms)	25	1	25
hrb	$0.5 \times 10^{-3}$	1.05	$0.525 \times 10^{-3}$
1 + h <sub>f</sub> ь	0.017	1.04	0.0177
h <sub>ob</sub> (mhos)	$0.62 \times 10^{-6}$	1.01	$0.626 \times 10^{-6}$

$$h_{fe} = \frac{-h_{fb}}{1 + h_{fb}} = 60$$
  

$$60 + 60 h_{fb} = -h_{fb}$$
  

$$h_{fb} = \frac{-60}{61} = \frac{-0.983}{-0.983}$$

Using the standard transformation equations from design texts, 13,14

$$h_{ie} = \frac{h_{ib}}{1 + h_{fb}} = \frac{25}{0.0177} = \frac{1410 \text{ ohms.}}{1 + h_{fb}}$$

$$h_{re} = \frac{h_{ib} h_{ob} - h_{rb} h_{fb} - h_{rb}}{1 + h_{fb}}$$

$$= \frac{25 \times 0.626 \times 10^{-6} - 0.525 \times 10^{-3} \times (-0.982) - 0.525 \times 10^{-3}}{0.177}$$

$$= \frac{0.3592 \times 10^{-3}}{0.3592 \times 10^{-3}}$$

$$h_{fe} = \frac{-h_{fb}}{1 + h_{fb}} = \frac{+(0.9823)}{0.0177} = \frac{55.49}{0.3537 \times 10^{-4} \text{ mhos}}$$

$$h_{ce} = \frac{h_{ob}}{1 + h_{fb}} = \frac{0.626 \times 10^{-6}}{0.0177} = \frac{0.3537 \times 10^{-4} \text{ mhos}}{0.3537 \times 10^{-4} \text{ mhos}}$$

$$y_{ie}^{i} = \frac{1}{h_{ie}} = \frac{1}{1410} = \frac{0.708 \times 10^{-3} \text{ mhos}}{1410}$$

$$y_{re}^{i} = \frac{-h_{re}}{h_{ie}} = \frac{-0.3592 \times 10^{-3}}{1410} = \frac{-0.2543 \times 10^{-6} \text{ mhos}}{0.3929 \times 10^{-1} \text{ mhos}}$$

$$y_{fe}^{i} = \frac{h_{fe}}{h_{ie}} = \frac{55.49}{1410} = \frac{0.3929 \times 10^{-1} \text{ mhos}}{1410}$$

$$y_{oe}^{i} = \frac{h_{ie} h_{oe} - h_{re} h_{fe}}{h_{ie}}$$

$$= \frac{(1410) (0.3537 \times 10^{-4}) - (0.3592 \times 10^{-3}) (55.49)}{1410}$$

$$= \frac{0.2125 \times 10^{-4} \text{ mhos}}{1410}$$

# STAGE 1

Parameter	Corre	ection at	Correction at		
	$V_{c_{\ell}} = -6.0V$ factor	, I <sub>c</sub> = -0.5 ma. value	$V_{ce} = -3.0V$ , factor	$I_c = -0.5 \text{ mA.}$ value	
h <sub>ib</sub> (ohms)	2	50	1	50	
hrb	0.93	$0.465 \times 10^{-3}$	1,25	$0.581 \times 10^{-3}$	
1 + h <sub>f</sub> b	1.30	0.0221	1.15	0.0254	
h <sub>ob</sub> (mhos)	0.7	$0.435 \times 10^{-6}$	1.05	$0.457 \times 10^{-6}$	

 $h_{ie} = \frac{50}{0.0254} = 1969 \text{ ohms}$ 

$$h_{re} = \frac{50 \times 0.457 \times 10^{-6} + 0.581 \times 10^{-3} (0.975) - 0.581 \times 10^{-3}}{0.0254}$$
  

$$= \frac{0.3186 \times 10^{-3}}{0.0254}$$
  

$$h_{fe} = \frac{0.9746}{0.0254} = \frac{38.37}{0.0254}$$
  

$$h_{oe} = \frac{0.457 \times 10^{-6}}{0.0254} = \frac{0.1799 \times 10^{-4} \text{ mbos}}{1969}$$
  

$$Y_{ie} = \frac{1}{1969} = \frac{0.508 \times 10^{-3} \text{ mbos}}{1969}$$
  

$$Y_{re} = \frac{-0.3186 \times 10^{-3}}{1969} = \frac{-0.1619 \times 10^{-6} \text{ mbos}}{1969}$$
  

$$Y_{fe} = \frac{38.37}{1969} = \frac{0.1949 \times 10^{-1} \text{ mbos}}{1969}$$
  

$$Y_{oe} = \frac{(1916) (0.1799 \times 10^{-4}) - (38.37) (0.3186)}{1969}$$
  

$$= 0.1178 \times 10^{-4} \text{ mbos}$$

### RAYTHEON TYPE 2N414 P-N-P GERMANIUM JUNCTION TRANSISTOR

The 2N414 is a medium gain PNP fusion alloy junction transistor especially intended for high frequency amplifier applications up to 8 megacycles. This transistor features rigid processing control to insure reliability and stability of electrical characteristics. Reliable hermetic sealing is assured by use of a welded package.

MECHANICAL DATA	
Case: Metal	
Base: Metal with glass eyelets. 0.017" silver plated	flexible leads.
Length: 1.5" min. Spacing: 90° on 0.200" circle d	iameter.
Terminal Connections:	
Lead 1 Emitter	
Lead 2 Base	
Lead 3 Collector	
Mounting Position: Any	
ELECTRICAL DATA	
Absolute Maximum Ratings:	
Collector to Base Voltage (Emitter Open)	-30 volts
Emitter to Base Voltage (Collector Open)	-20 volts
Collector to Emitter Voltage (Base Open)	-15 volts
Collector to Emitter Voltage ( $V_{BE} = +0.1$ volt)	-20 volts
DC Collector Current	-200 ma
Peak Collector Current	-400 ma
Dissipation Coefficient (in air) Ka*	0.4 °C/mw
Dissipation Coefficient (in sink) Ks*	0.18 °C/mw
Junction Temperature (Operating or Storage)	-65 to +85 °C
Lead Temperature (at $\frac{1}{16}$ $\pm \frac{1}{26}$ from case)	240 °C for 10 seconds
Characteristics: @25° C ( $V_{CB} = -6 V$ , $I_E = 1 ma$ ,	f = 1 Kc, except as noted)

				Design	r utuce	
Parameter	Sym.	Conditions	Min.	Avg.	Max.	Units
Collector Cutoff Current	Ico	$V_{CB} = -12 V$		-2.0	-5.0	µa.
Emitter Cutoff Current	IEO	$V_{EB} = -12 V$		-2.0	-5.0	<b>µ</b> 8.
Input Impedance	hib			25		ohms
Base Current Gain	hfe	$V_{CE} = -6 V$		60		
Voltage Feedback Ratio	hrb			0.5		× 10 <sup>−</sup>
Output Admittance	hob			0.62	• • • •	µmhos
Alpha Cutoff Frequency	fαb			7	• • • •	Mc
Collector Capacitance	Cob	f = 2Mc		12	• • • •	μµf
Extrinsic Base Resistance	rb"	f = 2Mc		55		ohms
Noise Figure	N.F.	$V_{CE} = -6 V$ f = 1.5 Mc	••••	6	• • • •	DB
Power Gain	Gp	$V_{CE} = -6V$ $f = 1.5 Mc$	••••	16	••••	DB

Danian Values

\* Maximum allowable total transistor power dissipation at any ambient temperature is given by the relation: P = (Max. Tj - Ta)/K where Tj is junction temperature, Ta is ambient temperature and K is the dissipation coefficient.





# APPENDIX B

# COMPUTER RESULTS

The node voltages calculated by the computer at 1 kc for different values of emitter resistance  $R_{E1}$  are shown in table 5.

Input voltage = 7.0 mV.

Node Volt		Value	of Emitt	er Resis	stance (c	ohms)	
age (mV)	100	150	200	250	300	400	500
e <sub>ıR</sub>	6.935	6.950	6.958	6.963	6.966	6.969	6.972
e"	0.0248	0.0169	0.0129	0.0104	0.0088	0.0067	0.0054
ezR	6.816	6.868	6.895	6.911	6.922	6.936	6.943
e <sub>21</sub>	0.0813	0.0552	0.0417	0.0336	0.0281	0.0213	0.0171
e <sub>3R</sub>	-2.775	-1.870	-1.412	-1.137	-0.952	-0.722	-0.5832
e <sub>3I</sub>	1.482	1.003	0.758	0.609	0.509	0.384	0.308
e <sub>4R</sub>	0.0718	0.0487	0.0368	0.0296	0.0247	0.0186	0.0149
e <sub>4I</sub>	0.1713	0.1154	0.0871	0.0701	0.0586	0.0444	0.0359
e <sub>sk</sub>	297.6	201.4	152.9	123.8	104.3	80.02	65.41
e <sub>51</sub>	-345.7	-233.1	-175.7	-140.9	-117.6	-88.47	-70.85

Table 5.



Table 6. Node voltages of the circuit for different frequencies.

 $e_{s} = 7.0 \text{ mV}.$  $R_{s} = 800 \text{ ohms}$ 

Node		Signal	frequency	(cps)	
(volts)	20	30	50	70	100
e <sub>ir</sub>	6.999E-3*	6.960E-3	6.933E-3	6.958E-3	6.953E-3
e <sub>II</sub>	3.115E-4	2.236E-4	1.468E-4	1.050E-4	8.036E-5
e <sub>2R</sub>	6.608E-3	6.627E-3	6.693E-3	6.776E-3	6.819E-3
e <sub>21</sub>	4.938E-4	4.237E-4	3.499E-4	2.900E-4	2.324E-4
e <sub>ję</sub> -	-3.683E-3	-1.900E-3	-1.282E-3	-1.274E-3	-1.3552-3
e <sub>3I</sub>	2.922E-2	1.907E-2	1.101E-2	7.715E-3	5.297E-3
etr	5.875E-3	6.333E-3	4.644E-3	3.177E-3	1.876E-3
e <sub>4I</sub>	2.679E-2	1.545E-2	6.713E-3	3.626E-3	1.861E-3
e <sub>se</sub>	2.267E+0	1.923E+0	1.321E+0	9.359E-1	6.180E-1
e <sub>si</sub> -	-6.516E-1	-9.587E-1	-1.130E+0	-1.017E+0	<b>-9,0</b> 04E-1

 $* 6.999E-3 = 6.999 \times 10^{-3}$ 

Table 6. (continued)

Node			Signal	frequency	(cps)		
(	volts)	200	300	500	1000	2000	
	e <sub>ir</sub>	6.948E-3	6.959E-3	6.967E-3	6.958E-3	6.961E-3	
	e <sub>r</sub>	4.377E-5	2.978E-5	1.949E-5	1.288E-5	9.982E-6	
	ezr	6.863E-3	6.884E-3	6.898E-3	6.895E-3	6.907E-3	
	e <sub>21</sub>	1.326E-4	9.266E-5	6.182E-5	4.176E-5	3.302E-5	
	e <sub>3R</sub>	-1.468E-3	-1.490E-3	-1.490E-3	-1.412E-3	-1.231E-3	
	e <sub>31</sub>	2.636E-3	1.797E-3	1.169E-3	7.583E-4	5.755E-4	
	e <sub>4R</sub>	5.586E-4	2.648E-4	1.073E-4	3.680E-5	1.475E-5	
	e <sub>4I</sub>	5.954E-4	3.468E-4	1.907E-4	8.711E-5	3.796E-5	
	e <sub>sr</sub>	3.039E-1	2.329E-1	1.913E-1	1.529E-1	9.946E-2	
	e <sub>51</sub> -	-5.346E-1	-3.797E-1	-2.563E-1	-1.756E-1	-1.407E-1	

Table 6. (continued)

Node Voltage		Signal	frequency	(cps)	
(volts)	3000	5000	7000	10000	15000
e <sub>IR</sub>	6.963E-3	6.966E-3	6.966E-3	6.967E-3	6.967E-3
e,1	8.147E-6	5 <b>.</b> 749E-6	4.375E-6	3.146E-6	2.130E-6
e <sub>2R</sub>	6.915E-3	6.922E-3	6.925E-3	6.927E-3	6.927E-3
e <sub>21</sub>	2.737E-5	1.943E-5	1.473E-5	1.064E-5	7.198E-6
e <sub>sr</sub> -	-1.104E-3	-9.885E-4	-9.446E-4	-9.182E-4	-8.996E-4
e³ĭ	4.721E-4	3.324E-4	2.508E-4	1.811E-4	1.226E-4
e <sub>4R</sub>	8.219E-6	3.513E-6	1.900E-6	9.625E-7	4.338E-7
e₊⊥	2.288E-5	1.240E-5	8.499E-6	5.799E-6	3.794E-6
e <sub>sk</sub>	6.493E-2	3.343E-2	2.153E-2	1.440E-2	1.032E-2
e <sub>sı</sub> -	1.176E-1	-8.376E-2	-6.341E-2	-4.589E-2	-3.105E-2

dent reedback toop open.								
e <sub>s</sub> =	7.0 mV.							
Node Voltage	Signal fr	equency (cps)						
(volts)	20	1000						
e <sub>iR</sub>	6.442E-3	6.550E-3						
eır	1.577E-5	8.364E-4						
e <sub>2R</sub>	5.118E-3	5.210E-3						
e <sub>21</sub>	1.334E-5	7.025E-4						
e <sub>3R</sub>	-3.195E-2	-5.657E-2						
e <sub>JI</sub>	1.671E-3	7.302E-2						
e <sub>4R</sub>	-1.219E-5	-2.688E-2						
e <sub>41</sub>	1.862E-3	8.185E-2						
e <sub>sr</sub>	5.120E+0	7.101E+0						
e <sub>sr</sub>	3.075E-2	2.121E+0						

Table 7. Node voltages of the circuit with frequency dependent feedback loop open. Table 8. Node voltages of the circuit with test generator applied to the output node and the input generator replaced by its internal resistance. Assumption: test generator voltage = 235 mV, test generator resistance = 600 ohms.

Node Voltage (volts)	Signal frequency (cps) 1000
e <sub>ir</sub>	1.514E-4
e <sub>ir</sub>	-2.059E-6
e <sub>2R</sub>	5.219E-4
e <sub>21</sub>	4.792E-6
e <sub>3R</sub>	9.468E-3
e 🚛	-4.011E-4
e <sub>4g</sub>	1.146E-5
e <sub>4I</sub>	-6.034E-4
e <sub>sr</sub>	4.363E-2
e <sub>si</sub>	-5.258E-2

The loop amplitude and phase characteristics are shown in table 9.

TABLE 9

frequen (cps)	тсу	Real	part	Imagina part	ary	$\left  \begin{array}{c} \overline{\beta} \\ \overline{\lambda} \\ (db) \end{array} \right $		Phase a: (dagre	ngle es)
0.1000 1 0.2000 1 0.3000 1 0.4000 1 0.5000 1 0.1000 1	E+2 E+2 E+2 E+2 E+2 E+2 E+3	0.1859 0.4779 0.6908 0.8459 0.9772 0.1683	9 E+0 5 E+0 9 E+0 9 E+0 2 E+0 3 E+1	0.9626 0.1658 0.2229 0.2777 0.3327 0.6096	E+0 E+1 E+1 E+1 E+1 E+1	-0.1724 0.4739 0.7362 0.9257 0.1080 0.1602	E+0 E+1 E+1 E+1 E+2 E+2	0.7894 0.7381 0.7266 0.7294 0.7351 0.7444	È+2 E+2 E+2 E+2 E+2 E+2 E+2
0.5000 0.1000 0.2000 0.3000 0.5000	E+3 E+4 E+4 E+4 E+4 E+4 E+5	0.122 0.198 0.2419 0.2612 0.3009	7 E+2 5 E+2 9 E+2 2 E+2 5 E+2 5 E+2	0.1974 0.2537 0.3680 0.5037 0.7943 0.1534	E+2 E+2 E+2 E+2 E+2 E+2 E+2 E+3	0.2732 0.3016 0.3288 0.3508 0.3858 0.4409	E+2 E+2 E+2 E+2 E+2 E+2 E+2 E+2	0.5804 0.5187 0.5659 0.6249 0.6916 0.7306	E+2 E+2 E+2 E+2 E+2 E+2 E+2 E+2
0.2000 0.3000 0.4000 0.5000 0.6000	E+5 E+5 E+5 E+5 E+5 E+5	0.108 0.2040 0.3220 0.453 0.585	5 E+3 5 E+3 5 E+3 3 E+3 4 E+3	0.2915 0.4055 0.4878 0.5351 0.5482	E+3 E+3 E+3 E+3 E+3 E+3 E+3	0.4986 0.5314 0.5534 0.5692 0.5808	E+2 E+2 E+2 E+2 E+2 E+2	0.6947 0.6320 0.5642 0.4964 0.4305	E+2 E+2 E+2 E+2 E+2 E+2
0.8000 0.9000 0.1000 0.1100 0.1200	E+5 E+5 E+5 E+6 E+6 E+6 E+6	0.916 0.9916 0.992 0.1050	5 E+3 5 E+3 5 E+3 2 E+3 5 E+4 5 E+4	0.5311 0.4893 0.4289 0.3559 0.2757 0.1926	E+3 E+3 E+3 E+3 E+3 E+3 E+3 E+3	0.5396 0.5961 0.6010 0.6046 0.6071 0.6088	E+2 E+2 E+2 E+2 E+2 E+2 E+2	0.3673 0.3072 0.2504 0.1970 0.1470 0.1001	E+2 E+2 E+2 E+2 E+2 E+2 E+2 E+2
0.1300 0.1400 0.1500 0.1600 0.1700	E+6 E+6 E+6 E+6 E+6 E+6	0.111 0.112 0.112 0.111 0.109	4 E+4 5 E+4 5 E+4 5 E+4 9 E+4 7 E+4	0.1100 0.3022 -0.4502 -0.1147 -0.1783 -0.2357	E+3 E+2 E+2 E+3 E+3 E+3	0.6098 0.6103 0.6103 0.6099 0.6093 0.6084	E+2 E+2 E+2 E+2 E+2 E+2 E+2 E+2	0.5629 0.1536 -0.2288 -0.5862 -0.9203 -0.1233	E+1 E+1 E+1 E+1 E+1 E+1 E+2
0.1900 0.2000 0.2100 0.2400 0.2600	E+6 E+6 E+6 E+6 E+6 E+6	0.105 0.102 0.989 0.890 0.824	<pre>&gt; E+4 1 E+4 4 E+4 0 E+3 2 E+3 5 E+3</pre>	-0.2869 -0.3322 -0.3720 -0.4621 -0.5022	E+3 E+3 E+3 E+3 E+3 E+3 E+3	0.6074 0.6062 0.6048 0.6002 0.5969	E+2 E+2 E+2 E+2 E+2 E+2 E+2 E+2	-0.1525 -0.1800 -0.2057 -0.2739 -0.3130	E+2 E+2 E+2 E+2 E+2 E+2 E+2
0.3000 0.3500 0.4000 0.5000 0.6000 0.9000	E+6 E+6 E+6 E+6 E+6 E+6 E+6	0.702 0.575 0.473 0.332 0.242 0.115	5 E+3 9 E+3 1 E+3 8 E+3 4 E+3	-0.5485 -0.5655 -0.5582 -0.5153 -0.4646 -0.3425	E+3 E+3 E+3 E+3 E+3 E+3 E+3	0.5900 0.5813 0.5729 0.5575 0.5439 0.5116	E+2 E+2 E+2 E+2 E+2 E+2 E+2 E+2	-0.3792 -0.4454 -0.4958 -0.5710 -0.6230 -C.7126	E+2 E+2 E+2 E+2 E+2 E+2 E+2
0.1100 0.1400 0.2200 0.2800	E+7 E+7 E+7 E+7	0.786 0.492 0.202 0.125	6 E+2 6 E+2 2 E+2 3 E+2	-0.2878 -0.2309 -0.1500 -0.1184	E+3 E+3 E+3 E+3	0.4500 0.4746 0.4360 0.4152	E+2 E+2 E+2 E+2 E+2	-0.7459 -0.7783 -0.8218 -0.8382	E+2 E+2 E+2 E+2 E+2

Table 9 (continued)

frequency (cps)		Real part		Imaginary part		/ 🛱 Ā / (ab)		Phase angle (degrees)	
E+7	0.8036	E+1	-0.9504	E÷2	0.3959	E+2	-0.8052	E+2	
E+7	0.6158	E+1	-0.8327	E÷2	0.3843	E+2	-0.8563	E+2	
E+8	0.9876	E+1	-0.3342	E+2	0.3048	E+2	-0.8316	E+2	
E+8	0.2470	E+0	-0.1672	£∻2	0.2447	E+2	-0.8900	E+2	
E+8	0.3952	E-1	-0.6689	E+1	0.1651	E+2	-0.8951	E+2	
E+9	0.9881	E-2	-0.3345	E+1	0.1049	E+2	-0.8968	E+2	
E+9	0.2470	E-2	-0.1672	E+1	0.4466	E+1	-0.8977	E+2	
E+9	0.1098	E-2	-0.1115	E+1	0.9443	E+0	-0.8979	E+2	
E+9	0.9073	E-3	-0.1013	E+1	0.1164	E+0	-0.8980	E+2	
E+9	0.6176	E-3	-0.8361	E+0	-0.1554	E+1	-0.8981	E+2	
	E+7 E+7 EE+8 EE+99 EE+99 EE+99 EE+99 EE+99 EE+99	hcyReal pE+70.8036E+70.6158E+80.9876E+80.2470E+80.3952E+90.9881E+90.2470E+90.2470E+90.1098E+90.9073E+90.6176	hcyReal partE+70.8036E+1E+70.6158E+1E+80.9876E+1E+80.2470E+0E+80.3952E-1E+90.9881E-2E+90.2470E-2E+90.1098E-2E+90.9073E-3E+90.6176E-3	hcyReal partImagina partE+70.8036E+1-0.9504E+70.6158E+1-0.8327E+80.9876E+1-0.3342E+80.2470E+0-0.1672E+80.3952E-1-0.6689E+90.9881E-2-0.3345E+90.2470E-2-0.1672E+90.1098E-2-0.115E+90.9073E-3-0.1013E+90.6176E-3-0.8361	hcyReal partImaginary partE+70.8036E+1-0.9504E+2E+70.6158E+1-0.8327E+2E+80.9876E+1-0.3342E+2E+80.2470E+0-0.1672E+2E+80.3952E-1-0.6689E+1E+90.9881E-2-0.3345E+1E+90.2470E-2-0.1672E+1E+90.1098E-2-0.1115E+1E+90.9073E-3-0.1013E+1E+90.6176E-3-0.8361E+0	hcyReal partImaginary part $\beta$ $\overline{A}$ (db)E+70.8036E+1-0.9504E+20.3959E+70.6158E+1-0.8327E+20.3843E+80.9876E+1-0.3342E+20.3048E+80.2470E+0-0.1672E+20.2447E+80.3952E-1-0.6689E+10.1651E+90.9881E-2-0.3345E+10.1049E+90.2470E-2-0.1672E+10.4466E+90.1098E-2-0.1115E+10.9443E+90.9073E-3-0.1013E+10.1164E+90.6176E-3-0.8361E+0-0.1554	hcyReal partImaginary part $\beta$ A (db)E+70.8036E+1 $-0.9504$ E+20.3959E+2E+70.6158E+1 $-0.8327$ E+20.3843E+2E+80.9876E+1 $-0.3342$ E+20.3048E+2E+80.2470E+0 $-0.1672$ E+20.2447E+2E+80.3952E-1 $-0.6689$ E+10.1651E+2E+90.9881E-2 $-0.3345$ E+10.1049E+2E+90.2470E-2 $-0.1672$ E+10.4466E+1E+90.1098E-2 $-0.1115$ E+10.9443E+0E+90.9073E-3 $-0.1013$ E+10.1164E+0E+90.6176E-3 $-0.8361$ E+0 $-0.1554$ E+1	hcyReal partImaginary part $/ \overline{\beta} \ \overline{A} /$ Phase and (degree)E+70.8036E+1-0.9504E+20.3959E+2-0.8052E+70.6158E+1-0.8327E+20.3843E+2-0.8563E+80.9876E+1-0.3342E+20.3048E+2-0.8316E+80.2470E+0-0.1672E+20.2447E+2-0.8900E+80.3952E-1-0.6689E+10.1651E+2-0.8951E+90.9881E-2-0.1672E+10.1049E+2-0.8968E+90.2470E-2-0.1672E+10.4466E+1-0.8977E+90.1098E-2-0.1115E+10.9443E+0-0.8979E+90.9073E-3-0.1013E+10.1164E+0-0.8980E+90.6176E-3-0.8361E+0-0.1554E+1-0.8981	

From equation (13),

$$I_{B} = I_{c} - (\beta + 1) I_{cBo}$$

Substituting for  $I_g$  into equations (14a), (15a) and (16a) gives

$$V_{cc_{1}} = A_{11} I_{c1} + A_{12} I_{c2} - A_{13} I_{c80} + R_{E1} I_{f2} \dots \dots \dots (14b)$$

where

 $A_{12} = R_{c1}$ 

$$A_{ii} = R_{ci} + \frac{R_{fi}}{\beta_i} + R_{Ei} + \frac{R_{Ei}}{\beta_i}$$

$$\overline{\beta_2}$$

$$A_{13} = \frac{(\beta_2 + 1)}{\beta_2} R_{c_1} + \frac{(\beta_1 + 1)}{\beta_1} R_{f_1} + \frac{(\beta_1 + 1)}{\beta_1} R_{\ell_1}$$

$$V_{cci} = A_{2i}I_{ci} + A_{22}I_{c2} - A_{23}I_{c80} + A_{22}I_{c2} - A_{23}I_{c80} + A_{22}I_{c2} - A_{23}I_{c80} + A_{22}I_{c2} + A_{23}I_{c80} + A_{22}I_{c2} + A_{23}I_{c80} + A_{22}I_{c2} + A_{23}I_{c80} + A_{23}I_{$$

$$A_{2i} = R_{ci} - \frac{R_{E2}}{\beta_i}$$

$$A_{22} = \frac{R_{ci} + R_{E2}}{\beta_2} + \frac{R_{E2}}{\beta_2}$$

$$A_{23} = \frac{R_{ci} (\beta_2 + 1)}{\beta_2} + \frac{R_{E2} (\beta_2 + 1)}{\beta_2} - \frac{(\beta_i + 1)}{\beta_i} R_{E2}$$

$$V_{cc2} = A_{3i} I_{ci} + A_{32} I_{c2} - A_{33} I_{c66} + A_{34} I_{f2} + \dots$$
(16b)  
where

$$A_{3i} = R_{Ei} + R_{Ei} - \frac{\beta_{i}}{\beta_{i}}$$

 $A_{32} = R_{c2}$
$$A_{33} = \frac{(\beta_i + 1)}{\beta_i} R_{Ei}$$

$$A_{34} = (R_{c2} + R_{f2} + R_{Ei})$$

From equation (16b),

$$I_{f^2} = \frac{V_{cc_2} - A_{3i} I_{ci} - R_{c_2} I_{c_2} + A_{33} I_{cb0}}{A_{34}}$$

Substituting for  $I_{f2}$  into equation (14b) gives

 $V_{cc_1} = B_{11} I_{c_1} + B_{12} I_{c_2} + B_{13} I_{CB0} + \frac{R_{E_1} V_{cc_1} \dots (14c)}{A_{34}}$ where

$$B_{11} = A_{11} - \frac{R_{E1} A_{31}}{A_{34}}$$
$$B_{12} = A_{12} - \frac{R_{E1} R_{22}}{A_{34}}$$
$$B_{13} = \frac{R_{E1} A_{33}}{A_{34}} - A_{13}$$

From equation (15b),

$$I_{c_2} = \frac{V_{cc_1} - A_{21}I_{c_1} + A_{23}I_{cB0}}{A_{22}}$$

Substituting for  $I_{c2}$  into equation (14c) and differentiating  $I_{c1}$ , with respect to  $I_{c8o}$  gives

$$S_{1} = \frac{d I_{c1}}{I_{cB0}} = B_{13} + \frac{B_{12} A_{23}}{A_{22}}$$
$$\frac{B_{12} A_{21}}{A_{22}} = B_{11}$$

From equation (15b),

$$I_{c_1} = \frac{V_{cc_1} - A_{22}I_{c_2} + A_{23}I_{cB_0}}{A_{21}}$$

Substituting for  $I_{c_1}$  into equation (14c) and differentiating  $I_{c_2}$  with respect to  $I_{c_8}$  gives

$$S_{2} = \frac{dI_{c2}}{I_{cB0}} = -B_{13} - \frac{B_{11}A_{22}}{A_{21}}$$
$$B_{12} - \frac{B_{11}A_{22}}{A_{21}}$$

The values of  $R_{E_1}$ ,  $R_{E_2}$ ,  $R_{c_1}$ ,  $R_{c_2}$ ,  $R_{f_1}$ ,  $R_{f_2}$ ,  $\beta_1$  and  $\beta_2$  were substituted into the expressions for  $S_1$  and  $S_2$ . The computed values are:

$$S_1 = \frac{dI_{cl}}{dI_{cB0}} = 11.1$$
  
 $S_2 = \frac{dI_{c2}}{dI_{cB0}} = -64.9$ 

EXPERIMENTAL DATA

List of Equipment used.

Tektronix Type 516 Cathode Ray Oscilloscope Z-Angle Meter Type 310-B H/P Audio Oscillator Model 200 AB Electro Filtered Power Supply RCA VTVM Model Wv-98A

## D.C. Measurements

 $V_{cc2} = -16.0 V$   $V_{cc2} - V_{c1} = -7.8 V$   $V_{c62} = -5.3 V$   $V_{f62} = -2.9 V$   $V_{cc1} = -14.55 V$   $V_{cc1} - V_{c1} = -11.6 V$   $V_{cE1} = -2.95 V$   $V_{cE1} = -0.11 V$ 

Input and Output Impedance Measurement

Test frequency = 1000 cps. Voltage at unknown terminals = 40 mv. No indication of distortion at output. Zc =  $Z_i$  // 100 K  $Z_i$   $|Z_c|$   $\theta_c$   $|Z_i|$   $\theta_i$ 53.8 KA 4.5° 116 KA 10° Table 10. Input impedance measurements.

Table 11. Output impedance measurements.

## Frequency Response and Phase Shift Measurement

Input Voltage = 7.0 mV

Frequency	Output Voltage	Gain	Phase Shift
(cps)	(volts)	(db)	(degrees)
20	2.6	52.8	18.8
30	2.3	50.4	31.0
50	1.85	48.3	44.2
70	1.53	46.5	50.4
100	1.15	44.3	57.3
200	0.650	39.4	60.0
300	0.460	36.4	59.5
500	0.320	33.2	52.7
700	0,280	31.7	51.4
1000	0.235	30.5	48.8
2000	0.175	28.0	52.8
3000	0.135	25.7	61.8
5000	0.090	22.2	69.7
7000	0.070	20.0	73.1
10000	0.050	17.1	74.0
15000	0.033	13.3	73.9
20000	0.225	9.65	68.6

Table 12. Frequency response and phase shift measurements.



Fig. 20a. Waveforms at 1 kc.

A Input waveform, scale: 5 volts per division.

B Output waveform, scale: 0.5 volts per division.



Fig. 20b. Waveforms at 10 kc.

A Input waveform, scale: 5 volts per division.B Output waveform, scale: 0.05 volts per division.

## BIBLIOGRAPHY

- Tremaine, H. M., <u>The Audio Cyclopedia</u>, Bob-Merril Inc., New York, 1959, pp. 429-435.
- Desoer, C. A., "Design of Lossy Ladder Filters by Digital Computer", <u>IRE Transactions on Circuit Theory</u>, Vol. CT-8, March, 1961, pp. 192-201.
- 3. Goldstick, G. H. and Kawahara, M., "Application of the NCR Data Processor to the Synthesis of a Digital Building Block", <u>IRE National Convention Record</u>, Part 4, March, 1959, pp. 204-217.
- Brinkerhoff, D. E., "Calculation of the Gain-Frequency Characteristic of a Multi-Mesh Transistor Stage using a programmed Computer," <u>IRE International</u> <u>Convention Record</u>, Part 7, March, 1960, pp. 73-79.
- 5. Purnhagen, T. G. and Lubelfeld, J., "A Computer Approach to Laser Design", <u>IEEE Transactions on Electron</u> <u>Devices</u>, Vol. ED-11, May, 1964, pp. 219-228.
- Drew, L. C. and Atwood, A. G., "Using the Computer for Integrated Circuit Analysis", <u>Electronic Industries</u>, July, 1964, pp. 52-57.
- 7. Bode, H., <u>Analysis and Feedback Amplifier Design</u>", Van Nostrand Inc., New York, 1945.
- Ghandhi, S. K., "Bias Considerations in Transistor Circuit Design", <u>IRE Transactions on Circuit Theory</u>, Vol. CT-4, September, 1957, pp. 194-202.
- 9. Mulligan, H. H., Jr. and Shamis, S. S., "Transistor Amplifier Stages with Prescribed Gain and Static and Dynamic Sensitivity", <u>AIEE Transactions on</u> <u>Communication and Electronics</u>, Vol. 80, Part I, 1961, pp. 335-339.
- 10. Millman, J., <u>Vacuum-Tube and Semiconductor Electronics</u>, McGraw-Hill Inc., 1958, pp. 234-235.
- 11. Berkum, P. A. and Herick, D. J., "A Two-Stage D.C. coupled Transistor Video Amplifier", <u>IRE Transactions</u> <u>on Broadcast and Television Receivers</u>, Vol. BTR-7, November, 1961, pp. 72-79.
- Ryder, J. D., <u>Engineering Electronics</u>, McGraw-Hill Inc., New York, 1958, pp. 196-203.

- 13. Fitchen, F. C., <u>Transistor Circuit Analysis and Design</u>, Van Nostrand Inc., New York, 1960.
- 14. Walston, J. A. and others, <u>Transistor Circuit Design</u>, McGraw-Hill Inc., New York, 1963, pp. 96-101.
- 15. Gibson, J. E. and Tuteur, F. B., <u>Control System Components</u>, McGraw-Hill Inc., 1958, pp. 13-109.

The author was born on July 29, 1936, in Singapore. He attended the Gan Eng Seng School in 1946 after the Japanese occupation of Singapore. He graduated in 1954.

In 1958, he entered the Singapore Polytechnic where he graduated in 1962. Since graduating, he joined the teaching staff of the Polytechnic until he was awarded a scholarship, sponsored by the Asia Foundation under the Technical Assistance Scholarship Plan. Since September, 1963, he has been enrolled in the Graduate School of the University of Missouri at Rolla.

## VITA