

Missouri University of Science and Technology [Scholars' Mine](https://scholarsmine.mst.edu/)

[Electrical and Computer Engineering Faculty](https://scholarsmine.mst.edu/ele_comeng_facwork)

Electrical and Computer Engineering

27 Mar 2018

High Voltage Gain DC/DC Power Electronic Converters

Mehdi Ferdowsi Missouri University of Science and Technology, ferdowsi@mst.edu

Venkata Anand Kishore Prabhala

Follow this and additional works at: [https://scholarsmine.mst.edu/ele_comeng_facwork](https://scholarsmine.mst.edu/ele_comeng_facwork?utm_source=scholarsmine.mst.edu%2Fele_comeng_facwork%2F4015&utm_medium=PDF&utm_campaign=PDFCoverPages)

P Part of the Electrical and Computer Engineering Commons

Recommended Citation

M. Ferdowsi and V. A. Prabhala, "High Voltage Gain DC/DC Power Electronic Converters," U.S. Patents, Mar 2018.

This Patent is brought to you for free and open access by Scholars' Mine. It has been accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact [scholarsmine@mst.edu.](mailto:scholarsmine@mst.edu)

(54) HIGH VOLTAGE GAIN DC/DC POWER (58) ELECTRONIC CONVERTERS

- See application file for complete search history.
 See application file for complete search history.
 See application file for complete search history. Missouri, Columbia, MO (US)
- (72) Inventors: Mehdi Ferdowsi, Washington, MO (56) References Cited (US); Venkata Anand Kishore Prabhala, Rolla, MO (US)
- (73) Assignee: The Curators of the University of Missouri, Columbia, MO (US)
- $(*)$ Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. (*) Notice: Subject to any disclaimer, the term of this $8,817,506 \text{ } B2^* \quad 8/2014 \text{ Shumor}$
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days. (Continued)
- (21) Appl. No.: 15/239,185 OTHER PUBLICATIONS
- (22) Filed: **Aug. 17, 2016**

(65) **Prior Publication Data**

US 2017/0054364 A1 Feb. 23, 2017

Related U.S. Application Data

- (60) Provisional application No. $62/206,035$, filed on Aug. 17, 2015, provisional application No. $62/206,041$, filed on Aug. 17, 2015.
-

-
- (52) U.S. Cl.
CPC $H02M\frac{3}{1584}$ (2013.01); $H02M\frac{3}{07}$ (2013.01); H02M 3/158 (2013.01); H02M 3/073 (2013.01); H02M 3/335 (2013.01); H02M 2001/0064 (2013.01)

(12) **United States Patent** (10) Patent No.: US 9,929,654 B2
Ferdowsi et al. (45) Date of Patent: Mar. 27, 2018 (45) Date of Patent: Mar. 27, 2018

Field of Classification Search CPC H02M 3/07; H02M 3/158; H02M 3/073; H02M 3/335; H02M 2001/0064; H02M 3/1584

U.S. PATENT DOCUMENTS

S. Jain and V. Agarwal, "A single-stage grid connected inverter topology for solar PV systems with maximum power point track ing," IEEE Trans. on Power Electronics, vol. 22, No. 5, pp. 1928-1940, Sep. 2007. (Continued)

Primary Examiner — Kyle J Moody
(74) Attorney, Agent, or Firm — Senniger Powers LLP

(57) **ABSTRACT**
A DC/DC power converter provides high voltage gain using integrated boost and voltage multiplier (VM) stages. The boost cell operates according to a switching sequence to alternately energize and discharge a primary winding . AVM cell electrically coupled to the primary winding of the boost cell charges a multiplier capacitor to a DC output voltage greater than the input voltage when the primary winding is energized and discharges the multiplier capacitor when primary winding is discharged .

14 Claims, 18 Drawing Sheets

(56) References Cited

U.S. PATENT DOCUMENTS

OTHER PUBLICATIONS

X. Kong and A. M. Khambadkone, "Analysis and implementation of a high efficiency, interleaved current-fed full bridge converter for fuel cell system," IEEE Trans. on Power Electronics, vol. 22, No. 2, pp. 543-550, Mar. 2007.
C. Liu and J. S. Lai, "Low frequency current ripple reduction

technique with active control in a fuel cell power system with inverter load," IEEE Trans. on Power Electronics, vol. 22, No. 4, pp. 1429-1436, Jul. 2007.
Esam H. Ismail, Mustafa A. Al-Saffar, Ahmad J. Sabzali, and Abbas

A. Fardoun, "A Family of Single-Switch PWM Converters With High Step-Up Conversion Ratio," IEEE Trans. on Circuits and Systems—I: Regular Papers, vol. 55, No. 4, pp. 1159-1171, May 2008.

R. W. Erickson and D. Maksimovic, Fundamentals of Power
Electronics, 2nd ed. Norwell, MA: Kluwer Academic Publishers, pp. 77-93, 2001.
W. Li, and, and X. He, "A family of interleaved DC-DC converters

deduced from a basic cell with winding-cross-coupled inductors (WCCIs) for high step-up or step-down conversions," IEEE Trans.

on Power Electronics, vol. 23, No. 4, pp. 1791-1801, Jul. 2008.
W. Li, and X. He, "An interleaved winding-coupled boost converter with passive lossless clamp circuits," IEEE Trans. on Power Electronics, vol. 22, No. 4, pp. 1499-1507, Jul. 2007.

W. Li, Y. Zhao, Y. Deng, and X. He, "Interleaved converter with voltage multiplier cell for high step-up and high-efficiency conversion," IEEE Trans. on Power Electronics, vol. 25, No. 9, pp. 2397-2408, Sep. 2010.
Yi-Ping Hsieh Jiann-Fuh Chen, Tsorng-Juu Liang, and Lung-Sheng

Yang, "A novel high step-up DC-DC Converter for a microgrid system," IEEE Trans. on Power Electronics, vol. 26, No. 4, pp. 1127-1136, Apr. 2011.
R. Xie, W. Li, Y. Zhao, J. Zhao, X. He, and F. Cao, "Performance

analysis of isolated ZVT interleaved converter with winding-cross-

coupled inductors and switched-capacitors," in Proc. IEEE Energy Conversion Congress and Exposition (ECCE), Atlanta, USA, 2010,

pp. 2025-2029.
Wuhua Li, Weichen Li, Xiangning He, David Xu, and Bin Wu,
"General derivation law of nonisolated high-step-up interleaved converters with built-in transformer," IEEE Trans. on Industrial Electronics, vol. 59, No. 3, pp. 1650-1661, Mar. 2012.

Kuo-Ching Tseng, Chi-Chih Huang, and Wei-Yuan Shih, "A high step-up converter with a voltage multiplier module for a photovoltaic system," IEEE Trans. on Power Electronics, vol. 28, No. 6, pp. 3047-3057, Jun. 2013.
Wuhua Li, Yi Zhao, Jiande Wu, and Xiangning He, "Interleaved

high step-up converter with winding-cross-coupled inductors and voltage multiplier cells," IEEE Trans. on Power Electronics, vol. 27, No. 1, pp. 133-143, Jan. 2012.

Kuo-Ching Tseng, and Chi-Chih Huang, "High step-up high-efficiency interleaved converter with voltage multiplier module for
renewable energy system," IEEE Trans. on Industrial Electronics, vol. 61, No. 3, pp. 1311-1319, Mar. 2014.
Kuo-Ching Tseng, and Chi-Chih Huang, "A high step-up passive

absorption circuit used in non-isolated high step-up converter," in
Proc. IEEE Applied Power Electronics Conference and Exposition (APEC), Long Beach, USA, 2013, pp. 1966-1971.
K. Gummi and M. Ferdowsi, "Synthesis of double-put dc-dc

converters using single pole triple throw switch as a building block," in Proc. IEEE Power Electronics Specialists Conf. (PESC),

Rhodes, Greece, 2008, pp. 2819-2823.
V. A. K. Prabhala, D. Somayajula and M. Ferdowsi, "Power sharing in a double-input buck converter using dead-time control", in Proc. IEEE Energy Conversion Congress and Exposition (ECCE), San Jose, USA, 2009, pp. 2621-2626.

Sanghyuk Lee, Pyosoo Kim, and Sewan Choi. "High step-up soft-switched converters using voltage multiplier cells," IEEE Trans. on Power Electronics, vol. 28, No. 7, pp. 3379-3387, Jul.

2013.
Chung-Ming Young, Ming-Hui Chen, Tsun-An Chang, Chun-Cho
Ko, and Kuo-Kuang Jen, "Cascade Cockcroft-Walton Voltage Multiplier Applied to Transformerless High Step-Up DC-DC Converter," IEEE Trans. on Industrial Electronics, vol. 60, No. 2, pp. 523-537, Feb. 2013.
John F. Dickson, "On-chip high-voltage generation in MNOS

integrated circuits using an improved voltage multiplier technique," IEEE Journal of Solid-State Circuits, vol. 11, Issue: 3, pp. 374-378, Jun. 1976.

* cited by examiner

FIG. 4

SWITCH VOLTAGE AT FIRST BOOST SEGMENT

FIG. 5A

287

FIG. 10

EC.

This application claims the benefit of U.S. Provisional
Application Ser. No. 62/206,035, filed Aug. 17, 2015, and
U.S. Provisional Application Ser. No. 62/206,041, filed Aug.
U.S. Provisional Application Ser. No. 62/206,04 U.S. Provisional Application Ser. No. 62/206,041, filed Aug. of the invention has an input terminal adapted for connection 17, 2015, the entire disclosures of which are incorporated $10₁₀$ a nower source and an outp 17, 2015, the entire disclosures of which are incorporated 10 to a power source and an output terminal adapted for herein by reference for all purposes.

and energy storage, high gain DC/DC power electronic and operates the switch according to a switching sequence to
converters find increased applications in for example green alternately energize the primary winding to the converters find increased applications in, for example, green alternately energize the primary winding to the input voltage
energy systems. They can be used to interface low voltage and to discharge the primary winding thr energy systems. They can be used to interface low voltage and to discharge the primary winding through the boost
sources like fuel cells, photovoltaic (also called PV or solar) diode. A voltage multiplier (VM) cell electri sources like fuel cells, photovoltaic (also called PV or solar) diode. A voltage multiplier (VM) cell electrically connected panels, batteries, and the like with a high voltage (e.g., 400, 20 to the boost cell has a secon panels, batteries, and the like with a high voltage (e.g., 400 20 V) bus in a DC microgrid system. These converters also find capacitor, and a multiplier diode. The secondary winding of the boost applications in different types of electronic equipment such the VM cell is coupled to the p applications in different types of electronic equipment such the VM cell is coupled to the primary winding of the boost as high-intensity-discharge (HID) lamps for automobile cell for charging the multiplier capacitor thro as high-intensity-discharge (HID) lamps for automobile cell for charging the multiplier capacitor through the mul-
headlamps, servo-motor drives, X-ray power generators, tiplier diode to a DC output voltage greater than th headlamps, servo-motor drives, X-ray power generators, tiplier diode to a DC output voltage greater than the input
computer periphery power supplies, and uninterruptible 25 voltage when the primary winding is energized and

ing levels of integration between commonly used topolo-
gies, such as boost and flyback topologies, in order to electrical output to the output terminal. The output capacitor gies, such as boost and flyback topologies, in order to electrical output to the output terminal. The output capacitor provide a high-gain. However, each proposed topology is 30 is charged to the output voltage by the mult

boost converters require large switch duty ratios . Large duty 35 generation system providing generated power and a power cycles result in high current stress in the boost switch. The converter network receiving the power from the DC gen-
maximum voltage gain that can be achieved is constrained eration system. The DC generation system has a p by the parasitic resistive components in the circuit and the generation modules and provides the generated power via an efficiency is drastically reduced for large duty ratios. There output terminal of each generation modu efficiency is drastically reduced for large duty ratios. There output terminal of each generation module. And the power are diode reverse recovery problems because the diode 40 converter network has a plurality of power co are diode reverse recovery problems because the diode 40 converter network has a plurality of power converters each conducts for a short period of time. Also the high current and connected to the output terminal of one of conducts for a short period of time. Also the high current and connected to the output terminal of one of the generation
output voltage along with large current ripples would further modules. The system also includes a DC output voltage along with large current ripples would further modules . The system also includes a DC distribution net degrade the efficiency of the converter. Typically high fre-
quency transformers or coupled inductors are used to receives the power from the power converter network for quency transformers or coupled inductors are used to receives the power from the power converter network for achieve high voltage conversion ratios. The transformer 45 distribution to an AC grid network. According to this design is complicated and the leakage inductances increase the power converter network is configured to provide unin-
for achieving larger gains, as the design requires higher terrupted DC power to the DC distribution netw for achieving larger gains, as the design requires higher terrupted DC power to the DC distribution network.

Increased leakage inductance pendent of the status of the AC grid network. leads to voltage spikes across the switches and voltage A non-isolated DC/DC power converter embodying
clamping techniques are required to limit voltage stresses on 50 aspects of the invention provides high voltage gain us

Therefore, there is a need for a high-gain DC/DC power electronic converter that is energy efficient and cost-effective without the limitations as described above and that 55 benefits from a continuous input current.

DC/DC power conversion. In an aspect, a non-isolated parallel between the first boost stage and the second boost
DC/DC power converter provides high voltage gain using stage and includes a first diode and a first capacitor DC/DC power converter provides high voltage gain using stage and includes a first diode and a first capacitor. The integrated voltage multiplier (VM) stages. And a topology second VM stage is electrically connected in seri integrated voltage multiplier (VM) stages. And a topology embodying aspects of the invention comprises a boost cell integrated with a VM cell. Advantageously, such a power 65 converter permits better integration of renewable energy converter permits better integration of renewable energy invention, the first VM stage receives energy from the first sources into a DC microgrid without requiring the compli-
boost stage during the first storing sequence

HIGH VOLTAGE GAIN DC/DC POWER cated design features of previous approaches. Aspects of the
ELECTRONIC CONVERTERS invention further permit provide for a converter that proinvention further permit provide for a converter that provides lower input current ripple while preventing the rapid CROSS-REFERENCE TO RELATED increase of output impedance in the event the number of VM
APPLICATIONS ⁵ stages is increased, resulting in increased efficiency, greater

connection to a load. The DC/DC power converter includes a boost cell electrically connected to the input terminal for BACKGROUND
receiving a DC input voltage from the input terminal. The
natration of gangweble gaggery courses 15 boost cell has a switch, a primary winding, and a boost diode With increased penetration of renewable energy sources 15 boost cell has a switch, a primary winding, and a boost diode power supplies (UPS).

charging the multiplier capacitor when primary winding is

Conventional DC/DC converter topologies feature vary-

discharged. The converter also includes an output capacitor

distribution network connected to an AC grid network using a power converter network. The system includes a DC To achieve high voltage gains, classical boost and buck-
ost converters require large switch duty ratios. Large duty 35 generation system providing generated power and a power

verter has first and second boost stages and first and second VM stages. The first boost stage performs, according to a first control signal, a first sequence that includes a first storing sequence and a first releasing sequence. The second boost stage, which is electrically connected with the first boost stage, performs, according to a second control signal, boost stage , performs , according to a second control signal , SUMMARY a second sequence that is distinct from the first sequence and that includes a second storing sequence and a second releasing sequence. The first VM stage is electrically connected in Briefly, aspects of the present invention provide high gain 60 ing sequence. The first VM stage is electrically connected in C/DC power conversion. In an aspect, a non-isolated parallel between the first boost stage and th the first diode and the first boost stage and includes a second diode and a second capacitor. According to an aspect of the boost stage during the first storing sequence and the second

VM stage receives energy from the second boost stage and
from the first capacitor of the first VM stage during the
second releasing sequence.
In another aspect, a method provides non-isolated DC/DC DETAILED DESCRIPTION

power using integrated VM stages. The method includes 5 charging first and second storage components from an input
spects of the present invention relate to the fields of
source during a first mode of operation. The first storage power electronic converters, more specifically, source during a first mode of operation. The first storage power electronic converters, more specifically, to DC/DC component is electrically connected to the second storage converters for use with energy generation module component is electrically connected to the second storage converters for use with energy generation modules. The new
component by a first VM stage and the first mode of and improved high-gain DC/DC converter described here component by a first VM stage and the first mode of and improved high-gain DC/DC converter described herein
operation reverse biases the first VM stage. The method also 10 may be employed with a photovoltaic (PV) panel for operation reverse biases the first VM stage. The method also 10 may be employed with a photovoltaic (PV) panel for solar
includes forward biasing the first VM stage during a second generation, or with a turbine for wind ge includes forward biasing the first VM stage during a second
mode of operation to discharge the first storage component
time high voltage gain during renewable energy generation.
through the forward biased first VM stage an a second VM stage electrically connected to the first VM tion of power electronic circuitry and do not require large stage. In addition, the method includes forward biasing the 15 electrolytic capacitors. Therefore, advant stage. In addition, the method includes forward biasing the 15 electrolytic capacitors. Therefore, advantages are realized, second VM stage during a third mode of operation to including lower overall system costs, simplici discharge the second storage component through the for-
ward biased second VM stage and to reverse bias the first FIG. 1 is a block diagram illustrating an exemplary
VM stage. Further, the method includes supplying an outp voltage to a load by an output capacitor. In this aspect, the 20 with a voltage multiplier (VM) topology, according to an output capacitor is electrically connected to the first and embodiment of the present invention. FIG output capacitor is electrically connected to the first and embodiment of the present invention. FIG. 1 illustrates a second VM stages by an output diode that is forward biased high gain DC/DC power converter 100 having an during the third mode of operation for charging the output terminal 103 adapted for connection to a power source 106

Other objects and features will be in part apparent and in 25 part pointed out hereinafter. boost cell 115 electrically connected to the input terminal

boost topology integrated with a voltage multiplier (VM) The boost cell 115 operates the switch 121 according to a

tion.
FIG. 2 is an exemplary circuit diagram of the converter of

the modes of operation of a converter topology according to charging the multiplier capacitor 133 through the multiplier an embodiment of the present invention.
diode 136 to a DC output voltage greater than the input

another embodiment of the present invention. 45 FIG. 7 is a schematic diagram of a photovoltaic (PV)

system with the inventive high-gain DC/DC converters according to an embodiment of the present invention.

boost topology integrated with a voltage multiplier (VM) 50 capacitor 139 is charged to the output voltage by the topology according to another embodiment of the present multiplier capacitor 133 when the multiplier capacit topology according to another embodiment of the present multiplier capacitor 133 when the multiplier capacitor 133 is
discharged. In this embodiment, the high gain DC/DC

converter of FIG. 8 depicting three modes of operation for includes a storing sequence in which switch 121 conducts a non-isolated DC/DC power converter with a boost topol- 55 thus energizing primary winding 124. The switc a non-isolated DC/DC power converter with a boost topol- 55 thus energizing primary winding 124. The switching ogy integrated with a voltage multiplier (VM) topology sequence further comprises a releasing sequence in which

FIG. 10 depicts a non-isolated DC/DC power converter winding 124. In another embodiment, output capacitor 139 with a boost topology integrated with a VM topology charges during the releasing sequence, and the charge is

according to another embodiment of the present invention. 60 FIG. 11 depicts a non-isolated DC/DC power converter according to yet another embodiment of the present inven-
FIG. 3 is an exemplary circuit diagram according to tion.

FIG. 12 depicts a method for providing non-isolated 65 DC/DC power using integrated VM stages according to an DC/DC power using integrated VM stages according to an cascaded with a VM cell 151. The boost cell 148 comprises embodiment of the present invention. first and second boost segments, including switches 121a

capacitor.
Currects and features will be in part apparent and in 25 nection to a load 112 (see FIG. 2). The converter 100 has a 103 for receiving a DC input voltage from the input terminal 103 and cascaded with a VM cell 118.

BRIEF DESCRIPTION OF THE DRAWINGS 103 and cascaded with a VM cell 118.
In the illustrated embodiment, the boost cell 115 includes
FIG. 1 is a block diagram of a converter topology with a 30 a switch 121, a primary winding topology according to an embodiment of the present inven-
tion.
FIG. 2 is an exemplary circuit diagram of the converter of primary winding 124 through the boost diode 127.

FIG. 1.
FIG. 3 is an exemplary circuit diagram of a general prises the VM cell 118 electrically connected to the boost FIG. 3 is an exemplary circuit diagram of a general prises the VM cell 118 electrically connected to the boost topology for the inventive high-gain DC/DC converter cell 115. As shown, VM cell 118 comprises a secondary according to an embodiment of the present invention. winding 130, a multiplier capacitor 133, and a multiplier
FIG. 4 depicts the waveforms for the topology of FIG. 3. diode 136. The secondary winding 130 of VM cell 118 is FIG. 4 depicts the waveforms for the topology of FIG. 3. diode 136. The secondary winding 130 of VM cell 118 is FIGS. 5A-5C are exemplary circuit diagrams describing 40 coupled to primary winding 124 of boost cell 115 for FIGS. 5A-5C are exemplary circuit diagrams describing 40 coupled to primary winding 124 of boost cell 115 for the modes of operation of a converter topology according to charging the multiplier capacitor 133 through the mu embodiment of the present invention.

FIGS. 6A-6C are exemplary circuit diagrams describing voltage when the primary winding 124 is energized and FIGS. 6A-6C are exemplary circuit diagrams describing voltage when the primary winding 124 is energized and the modes of operation of a converter topology according to discharging the multiplier capacitor 133 when primary discharging the multiplier capacitor 133 when primary winding 124 is discharged.

FIG. 2 is an exemplary circuit diagram illustrating additional features of the converter 100. In FIG. 2, an output cording to an embodiment of the present invention. capacitor 139 electrically connected to VM cell 118 provides
FIG. 8 is a block diagram of a converter topology with a an electrical output to the output terminal 109. The vention.

FIGS. 9A-9C are exemplary circuit diagrams of the converter 100 implements a switching sequence that FIGS. 9A-9C are exemplary circuit diagrams of the converter 100 implements a switching sequence that converter of FIG. 8 depicting three modes of operation for includes a storing sequence in which switch 121 conducts sequence further comprises a releasing sequence in which according to one embodiment of the present invention. switch 121 does not conduct thus discharging primary charges during the releasing sequence, and the charge is based on the current conducted by boost cell 115, and the FIG. 11 depicts a non-isolated DC/DC power converter charge is provided by the multiplier capacitor 133 of VM with a boost topology integrated with a VM topology cell 118.

> another embodiment of the invention. In this embodiment, a high-gain DC/DC converter 145 includes a boost cell 148 first and second boost segments, including switches $121a$

ously described. In addition, boost cell 148 as shown in FIG. comprises, in an embodiment, adding a boost diode 127 in 3 further comprises boost diode 127. As shown in FIG. 3, the second boost segment, and an active snubbe VM cell 151 comprises first and second VM segments, each boost cell 148 and before voltage multiplier cell 151 con-
of which comprises a distinct secondary winding 130 (e.g., 5 necting boost diode 127 of the first boost se of which comprises a distinct secondary winding 130 (e.g., $\frac{1}{5}$ secondary windings 130*a* and 130*b*). The VM cell 151 also includes multiplier diode 136 and multiplier capacitor 133. together, resulting in a connection to voltage multiplier cell And the converter 145 further comprises output capacitor 151. The added boost diode 127 in the second boost segment
conducts during switching transitions when S, turns ON and

described, when switch 121*a* is turned ON, primary winding 127 clamps the drain of S_2 to the output voltage. If a lower 124*a* (e.g., the magnetizing inductor of a transformer) of the clamping voltage is required, the boost cell 148 is energized. At the same time, the secondary another capacitor at the connection between the boost diodes windings $130a$ and $130b$ (e.g., the secondary side of the 127 and the voltage multiplier cell 151 windings 130*a* and 130*b* (e.g., the secondary side of the 127 and the voltage multiplier cell 151 is added, reducing transformer or coupled inductors) of VM cell 151 charge 15 the clamping voltage to V/(1+2N).
multiplie charged through multiplier diode 136 via secondary wind-
ings 130a and 130b with a spiky current to a voltage value
cannomic meta-
gain DC/DC converter 155 comprises a boost cell 158
comprising N*V_{in}, representing the t primary and secondary windings of the transformer (N) according to a first control signal. The boost cell 158 also has multiplied by the voltage input (V_m) at the source 106. When a second boost segment electrically connected in parallel switch 121*a* is turned OFF, boost diode 127 conducts, and a with the first boost segment that perfor

segment) is left ON while S_2 (switch 121b of the second sequence and a second releasing sequence. In another boost segment) is turned OFF, as will be further described embodiment, the first sequence is distinct from th boost segment) is turned OFF, as will be further described embodiment, the first sequence is distinct from the second herein. The voltage gain of the topology is $(1+N)/(1-D)$, sequence. In yet another embodiment, the first s with (N) defined as above, and (D) defined as the duty cycle. 30 sequence includes the second releasing sequence, and the
The voltage gain of the topology is much better than a second storing sequence includes the first re The voltage gain of the topology is much better than a conventional boost converter. The converter 145 of FIG. 3 sequence. In addition, the converter 145 of FIGS. 5A-5C improves upon the converter 100 of FIG. 2 by adding a includes a VM cell 161 having first and second VM segimproves upon the converter 100 of FIG. 2 by adding a includes a VM cell 161 having first and second VM seg-
second phase, namely, the second boost segment. The sec-
ments, each of which comprises a distinct secondary wind ond boost segment contributes to the input current measured 35 at input terminal 103 as well as the input current measured and multiplier capacitor 133.
at VM cell 151. In an embodiment, S₁ and S₂ are turned ON The high gain DC/DC power converter 155 depicted in 180° out of phase 180° out of phase from each other with duty cycles that are FIGS. 5A-5C has three modes of operation: 1) S₁ (switch 121 of the first boost segment) is ON and S₂ (switch 121 of

FIG. 4 depicts exemplary voltage and current waveforms 40 the second boost segment) is ON; 2) S_1 (switch 121 of the second for the circuit topology of FIG. 3, according to an embodi-first boost segment) is ON and S_2 for the circuit topology of FIG. 3, according to an embodi-
ment of the present invention. When both switches S_1 and boost segment) is OFF; and 3) S_1 (switch 121 of the first S_2 , such as switches 121*a* and 121*b* of the first and second boost segment) is OFI boost segments, respectively, are in an ON position, the boost segment) is ON. magnetizing inductance of transformers comprising T_{1p} 45 FIG. 5A depicts the first mode of operation as described (primary winding 124*a* of the first boost segment) and T_{2p} above according to an embodiment of the (primary winding 124a of the first boost segment) and T_{2p} (primary winding 124b of the second boost segment) get (primary winding 124b of the second boost segment) get described above, the first mode of operation occurs when energized. At the same time, boost diode 127 and multiplier switches S_1 and S_2 are in an ON position. D energized. At the same time, boost diode 127 and multiplier switches S_1 and S_2 are in an ON position. During the first diode 136 are OFF. When S_1 is turned OFF, boost diode 127 mode of operation, the magnetizing conducts, multiplier capacitor 133 is discharged, and output 50 transformers comprising secondary windings $130a$ and $130b$ capacitor 139 is charged. When S₂ is turned OFF, multiplier are energized by source 106. At th capacitor 139 is charged. When S_2 is turned OFF, multiplier diode 136 conducts and charges multiplier capacitor 133. In diode 136 conducts and charges multiplier capacitor 133. In 127a and 127b are OFF, and multiplier capacitor 133, output an embodiment, the input terminal 103 current is continuous capacitor 139, as well as a boost cell out with a small ripple that is twice the switching frequency. The are not charged or discharged.
voltage transfer ratio is $(1+2N)/(1-D)$, which is quite high. 55 FIG. 5B depicts the second mode of operation according
One can s One can select N=2 and D=0.75 to achieve a voltage gain of to an embodiment of the present invention. When S_1 (switch 20. Another advantage of this topology is that the switches 121*a* of the first boost segment) is tu 20. Another advantage of this topology is that the switches 121*a* of the first boost segment) is turned ON, multiplier 121*a* and 121*b* only see a reduced voltage of (1+2N) when diode 136 is conducting. In this mode, th 121*a* and 121*b* only see a reduced voltage of $(1+2N)$ when diode 136 is conducting. In this mode, the energy stored in they are OFF. In addition, since there are two phases in the magnetizing inductance of the second b they are OFF. In addition, since there are two phases in the magnetizing inductance of the second boost segment parallel on the input terminal 103 side, the current stress of 60 flows through the primary side winding 124b

Aspects of the invention also address certain potential ducting; therefore, the boost cell output capacitor 164 is leakage inductance issues. Although not shown in FIG. 4, discharging and multiplier capacitor 133 is chargi leakage inductance issues. Although not shown in FIG. 4, discharging and multiplier capacitor 133 is charging.
the leakage inductances of each transformer comprising the FIG. 5C depicts the third mode of operation accordin primary winding 124 and the secondary winding 130 should 65 not be neglected. For example, when S_2 is turned OFF, the not be neglected. For example, when S_2 is turned OFF, the mode of operation, S_1 (switch 121a of the first boost seg-
energy stored in the leakage inductance of $T_{2\rho}$ needs to find ment) is OFF and S_2 (switch 1

6

and 121b and primary windings $124a$ and $124b$ as previ-
ously described. In addition, boost cell 148 as shown in FIG. comprises, in an embodiment, adding a boost diode 127 in the second boost segment, and an active snubber between corresponding boost diode 127 of the second boost segment 9. conducts during switching transitions when S_1 turns ON and With further reference to FIG. 3, as will be further 10 also when S_2 turns OFF. In both cases, added boost diode

of operation of a converter topology embodying aspects of the present invention. In the illustrated embodiment, a high In an embodiment, S_1 (switch 121a of the first boost sequence and the second sequence includes a second storing segment) is left ON while S_2 (switch 121b of the second sequence and a second releasing sequence. In an ments, each of which comprises a distinct secondary winding 130. The VM cell 161 also includes multiplier diode 136

rger than 0.5.
FIG. 4 depicts exemplary voltage and current waveforms 40 the second boost segment) is ON; 2) S₁ (switch 121 of the boost segment) is OFF; and 3) S_1 (switch 121 of the first boost segment) is OFF and S_2 (switch 121 of the second

mode of operation, the magnetizing inductances of the transformers comprising secondary windings $130a$ and $130b$

parallel on the input terminal 103 side, the current stress of 60 flows through the primary side winding 124b of the second the switches 121a and 121b is reduced. the switches 121a and 121b is reduced. boost segment, i.e., T_{2p} . The multiplier diode 136 is con-
Aspects of the invention also address certain potential ducting; therefore, the boost cell output capacitor 164 is

ment) is OFF and S_2 (switch 121b of the second boost

25

segment) is ON. Also, during the third mode of operation comprising secondary windings 130a and 130b of VM cell boost diode 127a of the first boost segment is ON as well as 181 are energized by source 106. At the same time boost diode 127*a* of the first boost segment is ON as well as 181 are energized by source 106. At the same time, the an output diode 167. Therefore, part of the energy stored in additional diodes 184, 187, multiplier diod the magnetizing inductance of the first boost segment diode 167 are OFF. Furthermore, each of the capacitors of charges boost cell output capacitor 164. The rest of the ⁵ the second topology, namely, additional capacito energy stored in the magnetizing inductance of the first boost multiplier capacitor 133, and output capacitor 139, are not segment charges output capacitor 139. Additionally, the charged or discharged. sequent charges output capacitor 139 . Additionally the second conducts during the second boost segment of boost cell FIG. 6B depicts the second mode of operation according 158 conducts during the short discharge period of leakage inductance of inductors comprising the boost and ¹⁰ mode, part of the energy stored in the magnetizing induc-
VM segments.

Because the boost diode 127b of the second boost segment $\frac{13}{2}$ inductance of the second boost segment flows through conducts during the short discharge period of the leakage capacitor 193, multiplier diode 136, multi conducts during the short discharge period of the leakage capacitor 193, multiplier diode 136, multiplier capacitor inductance of the first transformer and the second trans-
133, and S_1 . Therefore, capacitor 193 is dis inductance of the first transformer and the second trans-
former this boost diode 127b clamps the voltage of the multiplier capacitor 133 is charged. former, this boost diode 127b clamps the voltage of the multiplier capacitor 133 is charged.
corresponding switch S_2 to boost cell output capacitor 164. $\frac{1}{20}$ FIG. 6C depicts the third mode of operation according

capacitor 164 (depicted as C₁ below), multiplier capacitor mode of operation, S₁ (switch 121*a* of the first boost seg-
133 (C₂), and output capacitor 139 (C_{2*ut*)}) as a function of the ment) is OFF and S₂ (swit 133 (C_2), and output capacitor 139 (C_{out}) as a function of the voltage at the power source 106 (V_{in}) are as follows:

$$
V_{C_1} = \frac{V_{in}}{1-d}, V_{C_2} = \frac{N+1}{1-d}V_{in}; V_{C_{out}} = \frac{2N+2}{1-d}V_{in}
$$

cell 178 having a first boost segment that performs a first sequence according to a first control signal and a second boost segment electrically connected in parallel with the first boost segment and performing a second sequence according to a second control signal. In this instance, the first sequence 40 includes a first storing sequence and a first releasing includes a first storing sequence and a first releasing Where d and N are defined as described above .
sequence and the second sequence includes a second storing FIG . 7 is a schematic diagram of a photovoltaic (PV) sequen embodiment, the first sequence is distinct from the second trated, the PV system 210 includes one or more high-gain sequence. In yet another embodiment, the first storing 45 DC/DC converters 215 according to an embodiment sequence. In yet another embodiment, the first storing 45 sequence includes the second releasing sequence, and the sequence includes the second releasing sequence, and the present invention. FIG. 7 depicts a DC parallel architecture second storing sequence includes the first releasing that improves overall system performance by isolati second storing sequence includes the first releasing that improves overall system performance by isolating indi-
sequence. In addition, the converter 175 of FIGS. 6A-6C vidual PV panels 218. In system 210, each individual includes a VM cell 181 having first and second VM seg-
ments, each of which comprises a distinct secondary wind- 50 DC/DC power electronic converter 215 that boosts the lower ments, each of which comprises a distinct secondary wind- $50 \text{ ing } 130a$ and $130b$. The VM cell 181 also includes multiplier diode 136 and multiplier capacitor 133. The converter 175 of DC). At the same time, each converter 215 is configured to FIGS. 6A-6C further comprises additional diodes 184 and perform maximum power point tracking (MPPT) du

FIGS. 6A-6C has three modes of operation: 1) S_1 (switch 121*a* of the first boost segment) is ON and S₂ (switch 121*b* of the second boost segment) is ON; 2) S_1 (switch 121*a* of another embodiment, each convenient and S_2 (switch 121*b* of the ever is most convenient. second boost segment) is OFF; and 3) S_1 (switch 121*a* of the 60 In an embodiment, the system 210 illustrated in FIG. 7 is first boost segment) is OFF and S_2 (switch 121*b* of the configured to provide DC power to a second boost segment) is ON.

above according to an embodiment of the present invention. ing a number of network connected converters 215. The The first mode of operation occurs when switches switches 65 system 210 comprises a DC generation system 2 The first mode of operation occurs when switches switches 65 system 210 comprises a DC generation system 227 provid-
S₁ and S₂ are in an ON position. During the first mode of ing generated power, the DC generation sys operation, the magnetizing inductances of the transformers a plurality of generation modules or the like, such as PV

VM segments are embodied by a second transformer. $\frac{15}{15}$ time, the other part of the energy stored in the magnetizing to an embodiment of the present invention. In this second mode, part of the energy stored in the magnetizing induc-In an embodiment, the first boost and VM segments are capacitor 190, and S_1 (switch 121*a* of the first boost segembodied by a first transformer and the second boost and ment). Therefore, capacitor 190 is charged. At t

The transfer functions at each of the boost cell output \tilde{a} an embodiment of the present invention. During the third pacitor 164 (depicted as C, below), multiplier capacitor mode of operation, S_1 (switch 121*a* of segment) is ON. Also, during the third mode of operation additional diode 187 is ON and output diode 167 is ON. Therefore, part of the energy stored in the magnetizing inductance of the first boost segment discharges capacitor 190 and charges capacitor 193. The rest of the energy stored
in the magnetizing inductance of the first boost segment Where d the duty cycle and N is the turns ratio, as described 30
above.
above.
FIGS. 6A-6C are circuit diagrams describing the modes
of operation of another exemplary topology embodying
aspects of the present invention. I

$$
\frac{V_{C_1}}{V_{in}} = \frac{1}{1-d}; \frac{V_{C_2}}{V_{in}} = \frac{2}{1-d}; \frac{V_{C_3}}{V_{in}} = \frac{N+3}{1-d}; \frac{V_{C_4}}{V_{in}} = \frac{2N+4}{1-d}
$$

system 210 embodying aspects of the invention. As illus-DC voltage of the panel 218 to a higher voltage (e.g., 400 V DC). At the same time, each converter 215 is configured to 187 and additional capacitors 190 and 193. power conversion. Each output 221 of each DC/DC con-
The high gain DC/DC power converter 175 depicted in 55 verter 215 is placed in parallel and then fed to a central verter 215 is placed in parallel and then fed to a central DC/AC inverter 224. In an embodiment, each DC/DC 118. In another embodiment, each converter 215 is mounted whereup another embodiment, each converter 215 is mounted whereup.

second boost segment) is ON.
FIG. 6A depicts the first mode of operation described 405 through the use of a power converter network compris-

network, which has a number of network connected con-
verters 215 that receive the power from the DC generation 5 allel between the first boost segment 274 and the second verters 215 that receive the power from the DC generation 5 allel between the first boost segment 274 and the second system 227, and each converter 215 is connected to a boost segment 277. As shown, the segments of VM stag stystem 210 also **253** each includes a diode and corresponding capacitor and comprises a DC distribution network that receives the power are connected in series relative to each other. The first VM comprises a DC distribution network that receives the power are connected in series relative to each other. The first VM from the power converter network for distribution to an AC stage 259 receives energy from the first b from the power converter network for distribution to an AC stage 259 receives energy from the first boost stage 274 grid network 230, the DC distribution network being con- 10 during the first storing sequence and the seco grid network 230, the DC distribution network being con- 10 during the first storing sequence and the second VM stage nected in parallel with each power converter 215 comprising 262 receives energy from the second boost st nected in parallel with each power converter 215 comprising 262 receives energy from the second boost stage 277 and the power converter network. Furthermore, the power con-
from capacitor C_1 of the first VM stage 259 d the power converter network. Furthermore, the power con-
verter network of the system 210 is configured to provide
second releasing sequence. As depicted by the illustrated verter network of the system 210 is configured to provide second releasing sequence. As depicted by the illustrated uninterrupted DC power to the DC distribution network topology, the power converter 250 further comprises,

distribution network components, such as storage, conver-
sion, and high power load components, and the like. In converter 250 according to an embodiment of the present sion, and high power load components, and the like. In converter 250 according to an embodiment of the present another embodiment, the DC distribution network further invention. It is to be understood that, although five V comprises a high voltage DC bus connecting the DC distri-20 bution network to the components and to the AC grid bution network to the components and to the AC grid expanded for a power converter with N VM stages. In an network 230 via a common connection. In yet another embodiment, normal operation of the converter 250 comembodiment, the DC storage component further comprises a battery module; the DC conversion component is configured to provide low power DC to low power DC load compo- 25 nents; and the high power DC load component comprises an

of electronic converters and, more specifically, to a non-
isolated high voltage-gain DC/DC power electronic con- 30 such that the power converter 250 operates to provide an verter 250 shown in FIG. 8 capable of drawing continuous interleaved power input to the first VM segment 259 and to current from a single or multiple input sources in an inter-
the second VM segment 262. leaved manner. The converter 250 comprises one or more
diode-capacitor voltage multiplier (VM) stages 253 inte- and 121b of boost stage 256 are ON at any given time, grated with multiple boost stages 256 at the input, and uses 35 depicted by additional modes of operation as will be further the VM stages 253 to help the boost stage 256 achieve a illustrated herein. In an embodiment, nor the VM stages 253 to help the boost stage 256 achieve a illustrated herein. In an embodiment, normal operation of higher overall voltage gain. The voltage conversion ratio converter 250 comprises a first storing sequence t higher overall voltage gain. The voltage conversion ratio converter 250 comprises a first storing sequence that depends on the number of VM stages 253 and the switch includes the second releasing sequence, and further comdepends on the number of VM stages 253 and the switch includes the second releasing sequence, and further com-
duty ratios of the input boost stages 256. The versatility of prises a second storing sequence that includes th duty ratios of the input boost stages 256. The versatility of prises a second storing sequence that includes the first the VM stages 253 makes their use appealing for integration 40 releasing sequence. In another embodimen with boost stages 256, particularly in renewable applications sequence including the second releasing sequence is illus-
such as solar farms utilizing PV panels. As described in trated by a third mode of operation herein. such as solar farms utilizing PV panels. As described in trated by a third mode of operation herein. In yet another
embodiment, a second storing sequence including the first

of operation of another exemplary topology embodying 45 aspects of the present invention. As shown, the non-isolated In the first mode of operation as depicted by FIG. 9A, both DC/DC power converter 250 includes a boost topology switches $121a$ and $121b$ of boost stage 256 ar DC/DC power converter 250 includes a boost topology integrated with a VM topology to provide high voltage gains. In the illustrated embodiment, an integrated VM stage 106 and the current in each inductor rises linearly. The 253 comprises a plurality of VM segments 259, 262, 265, 50 diodes in VM stage 253 are reverse biased and 253 comprises a plurality of VM segments 259, 262, 265, 50 268, and 271.

sequence according to a first control signal. For instance, the 136 supplies the load 112. In an embodiment, the power
first sequence includes a first storing sequence and a first 55 converter 250 further comprises an outp first sequence includes a first storing sequence and a first 55 releasing sequence. A second boost segment 277 of the boost stage 256 in the illustrated embodiment is electrically con-
the output stage provides power to the load 112 during the nected with the first boost segment 274 and performs a first releasing sequence and during the second releasing second sequence according to a second control signal. sequence.
According to aspects of the invention, the second sequence 60 FIG. 9B depicts a second mode of operation for the power
is distinct from the first sequence and storing sequence and a second releasing sequence. In an invention. During the second mode of operation, switch embodiment, each of the boost segments 274, 277 of the 121a of first boost segment 274 is OFF and switch 121b o embodiment, each of the boost segments 274, 277 of the 121a of first boost segment 274 is OFF and switch 121b of boost stage 256 comprises a storage component and a second boost segment 277 is ON. Diodes in each of the fi switching component, such as winding 124 and switch 121, 65 respectively. For example, winding 124 comprises an induc-

panels 218. The DC generation system provides the gener-
ated power via output terminals 221.
The system 210 further comprises a power converter
Referring further to FIG. 9A, power converter 250 further

uninterrupted DC power to the DC distribution network topology, the power converter 250 further comprises, addi-
independent of the status of the AC grid network 230. 15 tionally or alternatively, third VM stage 265, fourt dependent of the status of the AC grid network 230. 15 tionally or alternatively, third VM stage 265, fourth VM In an embodiment, system 210 further comprises DC stage 268, and fifth VM stage 271.

invention. It is to be understood that, although five VM segments, or stages, are illustrated, similar analysis can be embodiment, normal operation of the converter 250 comprises some overlapping time when switches $121a$ and $121b$ % of first and second boost segment 274 , 277 are both ON. It is to be understood that during the time period that a switch nents; and the high power DC load component comprises an of a boost stage is ON, such as switch $121a$ of first boost air conditioning unit.
segment 274, the inductor of the boost stage (i.e., winding conditioning unit.

Aspects of the present invention further relate to the field $124a$, indicated as L_1) is charged from the input source 106.

eater detail below,
FIGS. 9A-9C are circuit diagrams describing three modes eleasing sequence is illustrated by a second mode of releasing sequence is illustrated by a second mode of operation herein.

both windings $124a$ and $124b$ are charged from input source 106 and the current in each inductor rises linearly. The 8, and 271.
250 The power converter 250 further comprises a boost stage 253 remain unchanged. The output diode 167 of this The power converter 250 further comprises a boost stage 253 remain unchanged. The output diode 167 of this 256 having a first boost segment 274 that performs a first embodiment is reverse biased and, thus, the output capac embodiment is reverse biased and, thus, the output capacitor the output capacitor 136 and the output diode 167, wherein

converter 250 according to an embodiment of the present boost segment 277 is ON. Diodes in each of the first 259, third 265, and fifth 271 VM segments become forward respectively. For example, winding 124 comprises an induc-
tion and the current flowing through inductor 124a of first
tor and switch 121 comprises a MOSFET. In another boost segment 274 is forced to flow through the charg boost segment 274 is forced to flow through the charge pump capacitors, charging the capacitors in the first VM segment 259, third VM segment 265, and fifth VM segment segment 259, third VM segment 265, and fifth VM segment 261 Δl
262 and fourth VM segment 268. The output diode 167 is zegment 268. The output diode 167 is $\Delta I_{L2} = (0.4 \text{ to } 0.4) \times \frac{(1.2 + 1)I_0}{(1 - d)}$
reverse biased and output capacitor 136 supplies load 112. 5

FIG. 9C depicts a third mode of operation for the power converter 250 according to an embodiment of the present Equiverely the third mode of operation, switch 121a
of first boost segment 259 is ON and switch 121b of second
boost segment 277 is OFF. Diodes in each of the second $\frac{1}{24}$ (indicated as L_1 and L_2 in FIGS. 9A-9C diode 167, become forward biased, and the current flowing through inductor 124b of second boost segment 277 is forced to flow through the charge pump capacitors, charging $_{15}$ capacitors in the second 262 and fourth 268 VM segments of VM stage 253, and discharging capacitors in the first 259, third 265, and fifth 271 VM segments. In an embodiment, the third mode of operation comprises the second storing sequence. In another embodiment, the second boost stage 277 charges the second VM stage 262 during the second ²⁰ where f_{SW} is the switching frequency of the power converter.
storing sequence. Output diode 167 is forward biased, ¹⁰ In an embodiment, the diodes are select

In an embodiment, the gain of the interleaved boost converter depicted by the power converter 250 is given by :

$$
V_{out} = N_1 \frac{V_{in}}{1 - d_1} + (N_2 + 1) \frac{V_{in}}{1 - d_2}
$$
\n
$$
I_{Dm2,rms} = \sqrt{\frac{N_2}{1 - d} I_{out}}
$$

where d_1 and d_2 are duty cycles for upper leg of power where $I_{Dm1,rms}$ denotes the current flowing through the first converter 250 comprising the first boost stage 274, and the boost stage 274 of the power converte converter 250 comprising the first boost stage 274, and the boost stage 274 of the power converter 250 and $I_{Dm2,rms}$ lower leg of the power converter 250 comprising the second denotes the current flowing through the seco boost stage 277, and N₁ and N₂ are the number of capacitors 35 277 of the power converter 250, respectively.

connected to the switch 121 of the upper and lower legs of FIG. 10 depicts another non-isolated DC/DC power $d_1 = d_2 = d$ >0.5, the interleaved boost stages 274, 277 are
operated symmetrically, and the gain of the interleaved boost
VM topology according to one embodiment of the present operated symmetrically, and the gain of the interleaved boost VM topology, according to one embodiment of the present converter 250 of the first 40 invention. In FIG, 10, the power converter 287 provides high

$$
V_{out} = (N+1)\frac{V_{in}}{1-d}
$$

prising the power converter 250 are determined as set forth configured below. VM stages.

based upon calculating the rms value of currents of the plurality of VM stages, indicated by at least a first VM power converter, such as the power converter 250, given by: segment 293 and a second VM stage 296. In another power converter, such as the power converter 250, given by:

$$
I_{Cml,rms} = \sqrt{\frac{N_1 + 1}{1 - d} I_{out}}
$$

$$
I_{Cm2,rms} = \sqrt{\frac{N_2 + 1}{1 - d} I_{out}}
$$

where $I_{Cm1,rms}$ and $I_{Cm2,rms}$ are the current rms values for each of the upper and lower legs of the power converter 250, respectively.

In an embodiment, the value for inductor 124 is selected 65 based upon first setting the current ripple of the inductor to 20% to 40% of the output current, given by:

$$
L_1 = (0.2 \text{ to } 0.4) \times \frac{N_1 I_{out}}{(1 - d)}
$$

$$
L_2 = (0.4 \text{ to } 0.4) \times \frac{(N_2 + 1)I_{out}}{(1 - d)}
$$

based on the assumed ripple current, given by:

$$
L_1 = \frac{V_{in}d}{\Delta I_{L1}f_{sw}}
$$

$$
L_2 = \frac{V_{in}d}{\Delta I_{L2}f_{sw}}
$$

$$
I_{Dm1,rms} = \sqrt{\frac{N_1}{1-d}I_{out}}
$$

$$
I_{Dm2,rms} = \sqrt{\frac{N_2}{1-d}I_{out}}
$$

converter depicted by the power converter 250 of the first 40 invention. In FIG. 10, the power converter 287 provides high configuration is given by voltage gain using integrated VM stages and multiple input sources. In the illustrated embodiment, the multiple input sources comprise input source 106 and second input source 290. In an alternative embodiment, the power converter 287 comprises a single input source. In yet another embodiment, the first boost stage 274 and the second boost stage 277 are connected to a single input source such as input 106 , and are Additionally or alternatively, various components com-

ising the power converter 250 are determined as set forth configured to provide an interleaved input to one or more

In an embodiment, the output capacitor 167 is selected 50 Referring further to FIG. 10, converter 287 employs a sed upon calculating the rms value of currents of the plurality of VM stages, indicated by at least a fir embodiment, the VM stages further comprise a third VM segment 299 and a fourth VM segment 302. In yet another 55 embodiment, the VM stages comprise N number of VM stages. The power converter 287 is configured to operate according to three modes of operation in a similar manner as described above with reference to FIGS. 9A-9C, and will be further described in greater detail below.

⁶⁰ In the event that N number of VM stages are used, the output voltage is given by

$$
V_{out} = \left(\frac{N+1}{2}\right) \frac{V_{in1}}{(1-d_1)} + \left(\frac{N+1}{2}\right) \frac{V_{in2}}{(1-d_2)}
$$

$$
V_{out} = \left(\frac{N+2}{2}\right) \frac{V_{in1}}{(1-d_1)} + \left(\frac{N}{2}\right) \frac{V_{in2}}{(1-d_2)}
$$

when the number of VM stages (N) is an even number.
As shown in FIG. 10, power converter 287 is capable of operating in an interleaved manner with a single input 10 source, such as input source 106. In an embodiment, output voltage of the power converter 287 when operating with a single input source, where d_1 and d_2 are chosen to be identical (i.e., equal to d), has an output voltage given by:

In an embodiment, the topology of the power converter 287 of FIG. 10 is modified as an alternative topology, such that the second boost stage 277 is connected to the input of the diode of the first VM stage 293 and the charge pump capacitor of the first VM stage 293 is connected to the first $\frac{25}{124a}$ when N is an even number.
boost stage 274. Similarly, the first VM stage 274 provides and another embodiment, the inductor values for the inducti an output to the second VM stage 296, and the charge pump tor $124a$ of the first boost stage 274 and the inductor $124b$ capacitor of the second VM stage 296 is commonly con-
of the second boost stage 277 are selected fo nected to the output of the first boost stage 274. The output voltage equation for the alternative topology is similar to $_{30}$ above when the number of VM stages (N) is an odd number, and the output voltage equation for the alternative topology is given by:

$$
V_{out} = \left(\frac{N}{2}\right) \frac{V_{in1}}{(1 - d_1)} + \left(\frac{N + 2}{2}\right) \frac{V_{in2}}{(1 - d_2)}
$$

according to one embodiment of the present invention. In FIG. 11, the converter 323 features the topology of FIG. 10 combined with an alternative topology . The power converter 323 is configured to operate with three modes of operation, 45 as described above regarding FIGS. 9A-9C and FIG. 10. In an embodiment, the output voltage of power converter 323 is determined in part based upon the number of VM stages (N) . When N is odd, the output voltage equation is given by the equation above. For example, the topology of FIG. 10 50 and the alternative topology each process half of the output power. In other words, the average currents of output diodes further, the output diode is selected based upon calculating 167 (illustrated as D_{out}) and D_{out}) are equal. 167 (illustrated as D_{out1} and D_{out2}) are equal.
Still referring to FIG. 11, in an embodiment, N is equal,

and the output voltage is dictated by the topology that 55 provides a higher output voltage . The leg receiving the input from the first boost stage 274 competes with the leg receiv ing the input from the second boost stage 277 , and only one of the output diodes 167 processes the entire power while the
other is reverse biased. When N is even, putting the con- ϵ_0 where N is an odd number, and given by: other is reverse biased. When N is even, putting the converter 323 in a parallel configuration makes sense if there is only one input source used and $d_1 = d_1$. In the equations above determine the output voltage of the third equation, where N is equal and a single input source 179 is used.
Additionally or alternatively, various components com- 65

prising the power converter 287 of FIG. 10 and the power converter 323 of FIG. 11 are determined as follows. where N is an even number.

when the number of VM stages (N) is an odd number. In an embodiment, the value for inductors $124a$ and $124b$ Similarly, the output voltage is given by is selected such that each of the first boost stage 274 and the second boost stage 277 operates in continuous conduction mode (CCM), requiring minimum inductor values for the inductor $124a$ of the first boost stage 274 and the inductor 5 inductor $124a$ of the first boost stage 274 $124b$ of the second boost stage 277 to be:

$$
L_{1,crit} = \frac{V_{in1}d_1(1-d_1)}{(N+1)I_{out}f_{sw}}
$$

$$
L_{2,crit} = \frac{V_{in2}d_2(1-d_2)}{(N+1)I_{out}f_{sw}}
$$

 $_{15}$ when N is an odd number, and requiring the minimum values to be:

$$
V_{out} = (N+1)\frac{v_m}{(1-d)}
$$

\nIn embodiment, the topology of the power converter
\n'FIG. 10 is modified as an alternative topology, such
\n
$$
L_{1,crit} = \frac{V_{in1}d_1(1-d_1)}{(N+2)I_{out}f_{sw}}
$$
\n
$$
L_{2,crit} = \frac{V_{in2}d_2(1-d_2)}{N_{out}f_{sw}}
$$
\n
$$
L_{2,crit} = \frac{V_{in2}d_2(1-d_2)}{N_{out}f_{sw}}
$$

of the second boost stage 277 are selected for the assumed ripple current, and are given by:

$$
L_1 = \frac{V_{in1}d_1}{\Delta I_{L1}f_{sw}}
$$

$$
L_2 = \frac{V_{in2}d_2}{\Delta I_{L2}f_{sw}}
$$

In an embodiment, the diodes are selected based upon

under the number of VM stages (N) is an even number.

FIG. 11 depicts a non-isolated DC/DC power converter 40

323 with a boost topology integrated with a VM topology,

$$
I_{Dodd, avg} = I_{Deven, avg} = I_{Dout, avg} = I_{out}
$$

and the diodes are additionally selected based upon calculating rms diode currents, given by:

$$
I_{Dodd,rms} = \sqrt{\frac{1}{1 - d_1} I_{out}}
$$

$$
I_{Deven,rms} = \sqrt{\frac{1}{1 - d_2} I_{out}}
$$

$$
I_{Dout,rms} = \sqrt{\frac{1}{1 - d_2} I_{out}}
$$

$$
I_{Dout,rms} = \sqrt{\frac{1}{1 - d_1} I_{ou}}
$$

DC/DC power using integrated VM stages, according to one numbered capacitors in the first 293 and third 299 VM embodiment of the present invention. The method begins at stages, and discharging the even numbered capacitors embodiment of the present invention. The method begins at stages, and discharging the even numbered capacitors in the 356 and comprises charging a first storage component and a second 296 and fourth 302 VM stages. If the n 356 and comprises charging a first storage component and a second 296 and fourth 302 VM stages. If the number of VM second storage component from an input source 106 during 5 stages is odd, then the output diode 167 is rev second storage component from an input source 106 during $\frac{1}{5}$ stages is odd, then the output diode 167 is reverse biased and a first mode of operation. The first storage component is $\frac{1}{5}$ the load 112 is sumplie a first mode of operation. The first storage component is

first VM stage. According to the method, the first mode of

first VM stage. According to the method, the first mode of

operation reverse biases the first VM stage $\frac{1244 \text{ of first body}}{124 \text{ of first body}}$ 274 and metals in the storage $\frac{274 \text{ of first body}}{124 \text{ of second body}}$ forward biasing the second VM stage 262 during a third component comprising inductor 124b of second boost stage 15 mode of operation to discharge the second storage compo-
277 and further includes first VM stage 259. In an alternal and stuch as inductor 124b of second boost 277, and further includes first VM stage 259. In an alterna-
tive embodiment the first boost stage 274 is connected to a through the forward biased second VM stage 262 and to tive embodiment, the first boost stage 274 is connected to a through the forward biased second VM stage 262 and to first input source 106 and the second boost stage 277 is reverse bias the first VM 259. The process conclud first input source 106 and the second boost stage 277 is connected to a second input source 290.

With further reference to FIG. 12, in another embodiment, 20 capacitor 136. The output capacitor 136 is electrically con-
a second VM stage 262 is included, and each of the first 259 mected to the first 259 and seco and second 262 VM stages comprises a charge pump capaci-
tiode 167, which is forward biased during the third mode of
tor and a corresponding diode, and the method further operation for charging the output capacitor 136. In tor and a corresponding diode, and the method further operation for charging the output capacitor 136. In an comprises reverse biasing the diode in the first VM stage 259 embodiment, forward biasing the second VM stage 262 during the first mode of operation such that the diode does 25 during the third mode of operation reverse biases the diode not conduct and the charge pump capacitor does not dis-
of the first VM stage 259 to charge the cha

illustrated by FIG. 10, and the current in the inductor 124 of 30 storage component comprising inductor 124 of second boost the first boost stage 259 and the current of the inductor 124b stage 277 is stored in the second the first boost stage 259 and the current of the inductor $124b$ stage 277 is stored in the second VM stage 262 during the of the second boost stage 277 each rise linearly. In an third mode of operation. embodiment, the number of VM stages comprises N stages In an alternative embodiment, forward biasing the second as described above with reference to FIG. 10. In yet another VM stage 262 and supplying an output voltage occu as described above with reference to FIG. 10. In yet another VM stage 262 and supplying an output voltage occurs embodiment, the diodes of each VM stage of converter 287 35 during a third mode of operation of the power con embodiment, the diodes of each VM stage of converter 287 35 are reverse biased and do not conduct. The voltages in the are reverse biased and do not conduct. The voltages in the as illustrated by FIG. 10. The even numbered diodes of capacitors of each VM stage of converter 287 remain second 296 and fourth 302 VM stages are forward biased capacitors of each VM stage of converter 287 remain second 296 and fourth 302 VM stages are forward biased unchanged, and the output diode 167 is reverse biased, thus and the current from inductor $124b$ of second the load is supplied by the output capacitor 136. In another 277 flows through the capacitors of second 296 and fourth embodiment, the first boost stage 274 and the second boost 40 302 VM stages charging the even numbered embodiment, the first boost stage 274 and the second boost 40 stage 277 further comprise MOSFETs, and the storage stage 277 further comprise MOSFETs, and the storage discharging the odd numbered capacitors of first 293 and components including first storage component comprising third 299 VM stages. If the number of VM stages is odd, inductor 124a of first boost stage 259 and second storage then the output diode 167 is forward biased charging the component comprising inductor 124b of second boost stage output capacitor 136 and supplying the load 112. H 277 are selected such that the ripple current is between 20% 45 if the number of VM stages is even, then the output diode
167 is reverse biased and the load 112 is supplied by the

with forward biasing the first VM stage 259 during a second

The Abstract and Summary are provided to help the

mode of operation to discharge the first storage component

reader quickly ascertain the nature of the technic mode of operation to discharge the first storage component reader quickly ascertain the nature of the technical disclo-
comprising inductor 124a of first boost stage 274 through 50 sure. They are submitted with the underst comprising inductor $124a$ of first boost stage 274 through 50 the forward biased first VM stage 259 and to reverse bias a the forward biased first VM stage 259 and to reverse bias a will not be used to interpret or limit the scope or meaning of second VM stage 262 electrically connected to the first VM the claims. The Summary is provided to i second VM stage 262 electrically connected to the first VM the claims. The Summary is provided to introduce a selectrically connected to the first VM stage 259 during the top of concepts in simplified form that are further stage 259. Forward biasing the first VM stage 259 during the tion of concepts in simplified form that are further described second mode of operation reverse biases the diode of the in the Detailed Description. The Summary second VM stage 262 to charge the charge pump capacitor 55 of the first VM stage 259 and discharge the charge pump of the first VM stage 259 and discharge the charge pump subject matter, nor is it intended to be used as an aid in capacitor of the second VM stage 262. In another embodi-
determining the claimed subject matter. capacitor of the second variables of the second in another the second in embodiments of the aspects of the invention illustrated comprising inductor 124*a* of first boost stage 274 is stored in embodiments of the aspects o comprising inductor 124*a* of first boost stage 274 is stored in embodiments of the aspects of the invention illustrated in the first VM stage 259 during the second mode of ω and described herein is not essential, unle

during a second mode of operation of the power converter of the invention may include additional or fewer operations 287 as illustrated by FIG. 10. All the diodes in the first 293 than those disclosed herein. For example, and third 299 VM stages, in other words, all of the odd 65 that executing or performing a particular operation before, numbered diodes, are forward biased and the current from contemporaneously with, or after another opera inductor $124a$ of first boost stage 274 flows through the

FIG. 12 depicts a method for providing non-isolated capacitor in each odd numbered VM stage, charging the odd
DC/DC power using integrated VM stages, according to one numbered capacitors in the first 293 and third 299 VM

with supplying an output voltage to a load 112 by an output capacitor 136 . The output capacitor 136 is electrically conembodiment, forward biasing the second VM stage 262 during the third mode of operation reverse biases the diode charge.
In an alternative embodiment, the charging occurs during charge pump capacitor of the first VM stage 259. In still In an alternative embodiment, the charging occurs during charge pump capacitor of the first VM stage 259. In still a first mode of operation of the power converter 287 as another embodiment, input power provided by the sec another embodiment, input power provided by the second

d 40% of the output current.
 167 is reverse biased and the load 112 is supplied by the

Still referring to FIG. 12, the process continues at 359 output capacitor 136.

in the Detailed Description. The Summary is not intended to identify key features or essential features of the claimed

operation. fied. That is, the operations may be performed in any order,
In an alternative embodiment, forward biasing occurs unless otherwise specified, and embodiments of the aspects
during a second mode of operation of t

When introducing elements of aspects of the invention or
the embodiments thereof, the articles "a," "an," "and/or,"
"the," and "said" are intended to mean that there are one or
"the," and "said" are intended to mean that t " the," and "said" are intended to mean that there are one or more of the elements. The terms "comprising," "including," more of the elements. The terms "comprising," "including,"
and "having" are intended to be inclusive and mean that 5
there may be additional elements other than the listed
elements.
In view of the above, it will be seen th

described may be required. In addition, some implementa-
tions and embodiments may include additional components.
Verisions in the expression and time of the components winding and a multiplier capacitor, the secondary Variations in the arrangement and type of the components

may be made without departing from the spirit or scope of 15

the claims as set forth herein Additional different or fewer

winding of the boost cell for charging t the claims as set forth herein. Additional, different or fewer
components winding of the boost cell for charging the multiplier
components may be expacted and components may be expacted to a DC output voltage greater than components may be provided and components may be capacitor to a DC output voltage greater than the combined. Alternatively or in addition, a component may be input voltage when the primary winding is energized combined. Alternatively or in addition, a component may be implemented by several components.

The above description illustrates the aspects of the inven- 20 primary wind by way of example and not by way of limitation. This comprising: tion by way of example and not by way of limitation. This description enables one skilled in the art to make and use the a first VM segment electrically connected between aspects of the invention, and describes several embodiments, the first and second boost segments and configadaptations, variations, alternatives and uses of the aspects
of the invention, including what is presently believed to be 25
the best mode of carrying out the aspects of the invention.
a second VM segment electrically con the best mode of carrying out the aspects of the invention.

Additionally, it is to be understood that the aspects of the

invention is not limited in its application to the details of

construction and the arrangement of it will be understood that the phraseology and terminology
used herein is for the purpose of description and should not
be regarded as limiting.

Having described aspects of the invention in detail, it will
a DC distribution network receiving DC power via the
a DC distribution network receiving DC power via the be apparent that modifications and variations are possible a DC distribution network receiving DC power via the without denarting from the scope of aspects of the invention output capacitor of each of the power converters without departing from the scope of aspects of the invention output capacitor of each of the power converters for
as defined in the annended claims. It is contemnated that distribution, wherein the power converters are con as defined in the appended claims. It is contemplated that distribution, wherein the power converters are config-
various changes could be made in the above constructions 40 ured to provide high voltage DC power to the DC various changes could be made in the above constructions, $\frac{40}{40}$ ured to provide high products, and process without departing from the scope of distribution network. aspects of the invention. In the preceding specification, 2. The system of claim 1, wherein the switching sequence various preferred embodiments have been described with comprises a storing sequence in which the switch is reference to the accompanying drawings. It will, however, ducting for energizing the primary winding and a releasing be evident that various modifications and changes may be 45 sequence in which the switch is non-conductin be evident that various modifications and changes may be 45 sequence in which the switch is non-conducting for dis-
made thereto, and additional embodiments may be imple-
charging the primary winding. mented, without departing from the broader scope of the 3. The system of claim 2, wherein the output capacitor aspects of the invention as set forth in the claims that follow. charges during the releasing sequence, said ch The specification and drawings are accordingly to be current conducted by the boost cell and the charge provided

- power to a DC distribution network, the system comprising:
	- a plurality of high gain DC/DC power converters receiv-
ing the generated power from the generation modules,
 $\overline{6}$. The system of claim 1, further comprising:
a DC storage component;
		- wherein the power converters each comprise:
a boost cell electrically connected to at least one of the 60 a DC conversion component; and a boost cell electrically connected to at least one of the 60 a DC conversion component; and generation modules for receiving a DC input voltage a high power DC load component; generation modules for receiving a DC input voltage a high power DC load component;
therefrom, the boost cell comprising a switch and a wherein the DC distribution network further comprises a
-
- In view of the above, it will be seen that several advantionally control signal, the second sequence comprising a
divantageous results attained.
Not all of the depicted components illustrated or
described may be required.
	- and discharging the multiplier capacitor when the primary winding is discharged, the VM cell further
		-
		-
	- voltage by the multiplier capacitor when the multiplier capacitor is discharged; and
	-

charges during the releasing sequence, said charge based on

-
- regarded in an illustrative rather than restrictive sense.

4. The system of claim 2,

4. The system of claim 2,

wherein the first sequence is distinct from the second

1. A system for providing uninterrupted high voltage

one or more low voltage generation modules providing 55 sequence includes the second releasing sequence , and the second storing sequence includes the first releasing

-
-
-
-
- primary winding, the boost cell operating the switch
according to a switching sequence to alternately
energize the primary winding to the input voltage 65
and to discharge the primary winding, the boost cell
and to the AC and to discharge the primary winding, the boost cell network and to the AC grid network via a common further comprising:

connection.

voltage gain using integrated voltage multiplier (VM) stages, the power converter comprising:

- a first boost stage performing a first sequence according to during the first releasing sequence and during the second during the second during the second and during the second second second second second second second sec
-
- the first boost stage and the second boost stage, the first stage further comprises a second Switching component. VM stage comprising a first diode and a first capacitor; $\frac{15}{15}$ second switching component.
13. The power converter of claim 12, wherein the storing
- second VM stage comprising a second diode and a
-
-

storing sequence includes the second releasing sequence, forward biased second vehicles the form of reverse biasing the form of reverse bi and wherein the second storing sequence includes the first $\frac{14}{14}$. The power converter of claim 12, wherein the storage r

9. The power converter of claim 7, wherein the second $\frac{30}{20}$ components comprise muctors, and where $\frac{30}{20}$ components comprise MOSFETs. boost stage charges the second VM stage during the second storing sequence.

7. A non-isolated DC/DC power converter providing high 10. The power converter of claim 7, further comprising an older the power converter of claim 7, further comprising an older the power converter of claim 7, further com diode, wherein the output stage provides power to a load during the first releasing sequence and during the second

a first control signal, the first sequence comprising a $\frac{1}{2}$. The power converter of claim 7, wherein a power
first storing sequence and a first releasing sequence;
a second boost stage electrically connected with th

ond storing sequence and a second releasing sequence ; boost stage further comprises a first storage component and a first VM stage electrically connected in parallel between a first switching component and wherein the second boost

a second VM stage electrically connected in series and releasing sequences define a first mode of operation in
hetween the first diode and the first boost stage the which the first VM stage is reverse biased for charging t between the first diode and the first boost stage, the which the first VM stage is reverse biased for charging the second VM stage comprising a second diode and a first storage component and the second storage component second capacitor; $\frac{1}{20}$ and $\frac{1}{20}$ are second capacitor in which second capacitor; $\frac{20}{20}$ the first VM stage is forward biased for discharging the first wherein the first VM stage receives energy from the first the first VM stage is forward biased for discharging the first VM stage component through the forward biased first VM boost stage during the first storing sequence; and,
barain the second VM stage receives energy from the stage and for reverse biasing the second VM stage electriwherein the second VM stage receives energy from the stage and for reverse biasing the second VM stage electri-
colored to the first VM stage, and a third mode of second boost stage and from the first capacitor of the second connected to the first VM stage, and a third mode of second vM stage is forward biased first VM stage during the second releasing sequence. 25 operation in which the second VM stage is forward biased
The normal convention of claim 7, wherein the first for discharging the second storage component through the 8. The power converter of claim 7, wherein the first storage the second storage component through the second relations to forward biased second VM stage and for reverse biasing the second relations converted.