

Missouri University of Science and Technology [Scholars' Mine](https://scholarsmine.mst.edu/) 

[Electrical and Computer Engineering Faculty](https://scholarsmine.mst.edu/ele_comeng_facwork)

**Electrical and Computer Engineering** 

01 Nov 2003

# A Four-Level Crossing dc/dc Converter Based Drive System

X. Kou

Keith Corzine Missouri University of Science and Technology

Follow this and additional works at: [https://scholarsmine.mst.edu/ele\\_comeng\\_facwork](https://scholarsmine.mst.edu/ele_comeng_facwork?utm_source=scholarsmine.mst.edu%2Fele_comeng_facwork%2F1358&utm_medium=PDF&utm_campaign=PDFCoverPages)

**C** Part of the Electrical and Computer Engineering Commons

# Recommended Citation

X. Kou and K. Corzine, "A Four-Level Crossing dc/dc Converter Based Drive System," Proceedings of the 29th Annual Conference of the IEEE Industrial Electronics Society, IECON '03. (2003, Roanoke, VA), vol. 2, pp. 1876-1881, Institute of Electrical and Electronics Engineers (IEEE), Nov 2003. The definitive version is available at <https://doi.org/10.1109/IECON.2003.1280346>

This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact [scholarsmine@mst.edu](mailto:scholarsmine@mst.edu).

## A Four-Level Crossing dc/dc Converter Based Drive System

**X.** Kou, *Student Member, IEEE and* K.A. Corzine, *Member, IEEE* 

Department *of* Electrical Engineering University of Wisconsin - Milwaukee 3200 N. Cramer Street Milwaukee, WI 53211, USA

Abstract - This paper introduces a novel crossing front-end dc/dc converter for a four-level drive system which provides a voltage **boost as** well **as** dc capacitor bank voltage regulation. The primary advantage of the proposed converter is that it simplifies the control of the four-level diode-damped inverter since capacitor voltage balancing **is** not required by the inverter control. Furthermore, the inverter modulation index can be varied up to its physical limitation An average-value model of the converter is derived and **used** for insight and analysis **of** the converter operation. Detailed simulations of the four-level drive system demonstrate the effectiveness of the proposed system.

Key words: dc/dc converter, multilevel inverter, multilevel converter, drives, capacitor balancing, average-value model.

#### I. INTRODUCTION

Multilevel drive systems have gained popularity in recent years since they offer advantages of higher voltage operation, higher power quality, lower switching losses, and better electromagnetic compatibility [1-17]. The general structures of multi-level drive systems are typically based on one of the three fundamental topologies; diode-clamped, flying capacitor, and series H-bridge. Although the diode-clamped multilevel inverter (DCMI) is arguably the most popular topology, it's use is limited beyond three levels due to voltage balancing problems on the series bank of input capacitors [3,4,10-171. Researchers have sought several solutions to this problem including isolated voltage sources, multi-level active front ends [3], and dc/dc converters [lo-171. The unique aspect of the crossing dc/dc converter solution proposed in this paper is that the voltage level can be boosted at the same time. A voltage boost may be necessary for a drive system, which interfaces 'with a lowvoltage source such as a fuel-cell, battery, or superconducting magnetic energy storage **(SMES).** This front-end configuration also provides good regulation of the capacitor bank, which allows a straightforward inverter control based on multi-level sine-triangle modulation without regard to redundant state selection typically added for capacitor voltage balancing purposes [3,4]. To maintain balanced capacitor voltages, the maximum modulation index of the four-level DCMI is limited to around 0.6 for **a** typical motor load with **a** 0.8 power factor [3,4]. By utilizing the proposed boost converter, the modulation index can **be** set to the maximum physical limitation of 1.15 for dutycycles with third harmonic injection. Detailed simulations demonstrate the effectiveness of the proposed drive system.

#### **11.** FOUR~LEVEL CONVERTER **ANALYSIS**

Figure **1** shows the structure of a drive system involving a front-end dc/dc boost stage feeding the dc capacitor bank of a four-level DCMI. The details of the four-level inverter are shown in [Fig. 2.](#page-2-0) The operation of the four-level inverter has been well established in the literature [3,4]. In summary, by switching the three phases to the four capacitor junctions  $d_0 \sim d_3$ , the four-level DCMI provides four unique line-to-ground voltage levels resulting in high power quality. However, the inverter current will discharge the center capacitor if no external balancing provisions are included. From Fig. I, it can be seen that the dc/dc converter section solves this problem by connecting the external source directly to the center capacitor. The remaining circuitry forms two boost converters. For example, the switch *T,* and adjacent inductor and dicde form a boost converter from the input voltage to the sum of the center and upper capacitor voltages. Since the center capacitor is fixed, this converter can regulate the uppermost capacitor. Likewise, the switch  $T<sub>1</sub>$  and the adjacent inductor and diode regulate the lowermost capacitor voltage. Ideally speaking, by setting the duty cycle of the upper boost converters to 0.5, the voltage between  $d_3$  and  $d_i$  can be regulated to  $2v_{dc}$ . Similarly, the voltage between  $d_2$  and  $d_0$  will be regulated to  $2v_{dc}$ . Considering that the middle capacitor is directly connected to  $v_{de}$ , the total voltage between  $d_3$  and  $d_0$  can be boosted to  $3v_{dc}$  and all of the three capacitor voltages are maintained at  $v_{dc}$ . A buck converter may be added in front of the proposed boost converter for systems that require control of the dc voltage to a specific value or for maintaining consistent drive



Figure 1. Pioposed 4-level drive system.

### 0-7803-7906-3/03/\$17.00 ©2003 IEEE. 1876

<span id="page-2-0"></span>

Figure 2. Four-level inverter topology.

voltage while providing ride-through capability [XI. **Also,** as with other multilevel dc/dc converters, a bidirectional configuration is possible if freewheeling diodes are placed across the transistors and additional transistors are connected in anti-parallel with the converter diodes.

The two switches of the crossing front-end boost converter form four switching states, which are shown in Fig. 3. Therein, the center capacitor is not shown since the input source directly determines its voltage. The first state "00" is the off state for both converters where the inductor is supplying the capacitor and inverter. The next state "01" shows the on-state for the upper converter for building up energy in the inductor. The remaining



Figure 3 Four-level crossing converter switching states.



Figure 4. Idealized boost converter waveforms.

states "10" and "11" depict the on-state of the lower converter and the on-state of both converters respectively. One may operate the upper and lower dc/dc converter separately, or follow an interleaving sequence such as "00", "10", "11", then "01"; the latter of which results in smoother dc source current. Figure **4**  shows idealized converter waveforms for the interleaved sequence. **As** can be seen, the lower converter is switched with period  $T_{sw}$  and duty cycle *D*. The upper converter transistor signal is delayed from the lower by a quarter period to form interleaved voltages  $v_{sw1}$  and  $v_{sw3}$ . The resulting voltages determine the slopes of the inductor currents **as** shown in Fig **4.** 

computer simulation [16-191. This can **be** useful for drive design performed. The symbol  $\wedge$  is used to mean fast average-value or the average of the variable over one switching period of the where a large number of simulation studies need to be

voltage and diode current over one switching period  $T_{sw}$  are

$$
v_{sw3} = \begin{cases} V_Q & 0 \le t < DT_{sw} \\ v_{dc} + v_{cs} + V_D & DT_{sw} \le t < T_{sw} \end{cases}
$$
 (1)

$$
i_{d3} = \begin{cases} 0 & 0 \le t < DT_{sw} \\ i_{L3} & DT_{sw} \le t < T_{sw} \end{cases}
$$
 (2)

where *D* is the converter duty cycle and  $V_0$  and  $V_p$  are the transistor and diode on-state voltage drops respectively. In this analysis, it is assumed that the same duty cycle is used for both converters. Taking the average value of  $v_{sw3}$  and  $i_{d3}$  over one switching period  $T_{sw}$  yields

$$
\hat{v}_{sw3} = DV_Q + (1 - D)(v_{dc} + \hat{v}_{c3} + V_D)
$$
 (3)

$$
\hat{i}_{d3} = (1 - D)\hat{i}_{L3}.
$$
 (4)

Using Kuchhoffs voltage law and including the inductor resistance  $r<sub>L</sub>$ , the average inductor voltage for the upper converter current can be calculated as,

$$
\hat{v}_{L3} = -\hat{v}_{sw3} - r_L \hat{i}_{L3} + \hat{v}_{dc}
$$
 (5)

Substituting **(3)** into *(5)* yields,

$$
\hat{v}_{L3} = D\hat{v}_{dc} - DV_Q - (1 - D)V_D - r_L\hat{i}_{L3} - (1 - D)\hat{v}_{c3}
$$
 (6)

Equation **(4)** and the last term in (6) suggest that an ideal transformer model can be used *to* model the convener coupling  $[18]$ . The input side of the converter may be referred through the transformer by first defining

$$
\hat{v}_{L3} = \frac{\hat{v}_{L3}}{(1 - D)}
$$
 (7)

$$
\hat{i}_{L3} = (1 - D)\hat{i}_{L3} \tag{8}
$$

$$
r_L' = \frac{r_L}{(1-D)^2}
$$



Figure 5. Converter average-value model.

$$
L' = \frac{L}{(1 - D)^2}
$$
 (10)

where  $L$  is the converter inductance. Using these definitions,  $(6)$ may be rewritten as

$$
\hat{v}_{L3} = L' \frac{d\hat{i}_{L3}'}{dt} = \frac{D \hat{v}_{dc}}{1 - D} - \frac{D V_Q}{1 - D} - V_D - r_L' \hat{i}_{L3}' - \hat{v}_{c3}. \tag{11}
$$

Since these referred terms match the secondary side of the converter, the equivalent average-value circuit model shown in Fig. 5 can be generated. As can be seen, the effect of the dc/dc conveners is to provide three sources to the four-level inverter drive. In addition, some dynamics **are** included from the referred converter inductance.

Considering that the awrage inductor voltage **is** zero in the steady-state and the average capacitor voltage should ideally equal to the source voltage  $v_{dc}$ , one can solve the duty cycle *D* from equation (1 **1)** as,

$$
D = \frac{r_L \hat{i}_{L3} + \hat{v}_{dc} + V_D}{2\hat{v}_{dc} + V_D - V_Q}.
$$
 (12)

If the inductor resistance and the semiconductor voltage **drops**  are neglected in **(12),** the duty cycle can be calculated **as** 

$$
D = \frac{\hat{v}_{dc}}{2\hat{v}_{dc}} = 0.5 \qquad r_L = 0, \ \ V_Q = V_D = 0. \tag{13}
$$

If only inductor resistance is neglected,

$$
D = \frac{\hat{v}_{dc} + V_D}{2\hat{v}_{dc} + V_D - V_Q} \qquad r_L = 0 \tag{14}
$$

The same expressions can be derived by considering the switching of the lower converter. Certainly (13) represents the *(9)*  <span id="page-4-0"></span>ideal duty cycle and  $(14)$  gives an approximation. Equation  $(12)$ **is** exact, but could be more complete since the inductor current is a function of the drive and motor load. To complete the expression, first, substitute **(4)** into (12) to get

$$
D = \frac{r_L \frac{\hat{i}_{d3}}{(1 - D)} + \hat{v}_{dc} + V_D}{2\hat{v}_{dc} + V_D - V_Q}
$$
(15)

Solving for the duty cycle yields

$$
D = \frac{3\hat{v}_{de} + 2V_D - V_Q}{2(2\hat{v}_{de} + V_D - V_Q)} - \frac{\sqrt{(3\hat{v}_{de} + 2V_D - V_Q)^2 - 4(2\hat{v}_{de} + V_D - V_Q)(r_L\hat{i}_{d3} + \hat{v}_{de} + V_D)}}{2(2\hat{v}_{de} + V_D - V_Q)} \tag{16}
$$

To maintain balanced capacitor voltages the capacitor junction current must be zero. Which implies  $\hat{i}_{d3} = \hat{i}_{dc3}$ . Therefore, the computation of an accurate dc converter duty cycle eventually depends on the average dc current flowing into the inverter. This current can be calculated by using a four-level inverter average value model. The structure of the average-value model of the four-level DCMI is shown in Fig. 6. For the analysis herein, the average capacitor junction current  $\hat{i}_{dc3}$  will be of interest. Due to drive symmetry, only the  $a$ -phase contribution to this junction current need be considered. In the inverter control algorithm, the a-phase modified duty cycle of the four-level DCMI can be represented as a function of the modulation index and the inverter electrical angle

$$
d_{am} = \frac{3}{2} \left( 1 + m \cos(\theta) - \frac{m}{6} \cos(3\theta) \right). \tag{17}
$$

The duty cycle defined above ranges from 0-3 and can be classified into three regions, which range from  $0\nu$ -1,  $1\nu$ -2, and 2-3. The duty cycle is then modulated with three sine-waves **[3]**  in order to obtain switching states for the  $a$ -phase which range from 0~3. To compute the average current, it is helpful to define the switching function which represents the conditions under which the  $a$ -phase is connected to  $d_3$ . As a function of the duty cycle, this is

$$
S_3 = \begin{cases} 0 & d_{am} < 2 \\ d_{am} - 2 & \text{otherwise} \end{cases}
$$
 (18)

The dc average current that the inverter draws from junction  $d_3$ can then be calculated by evaluating

$$
\bar{i}_{dc3} = \frac{3}{2\pi} \int_{0}^{2\pi} S_3 i_{as} d\theta \qquad (19)
$$

where the overscore symbol represents the average over one fundamental cycle of  $d_{am}$ . This average can by used in place of



Figure 6. Four-level inverter average-valuemodel.

the fast-average for steady-state calculations. The phase current can be expressed

$$
i_{as} = \sqrt{2} i_s \cos(\theta + \phi_i)
$$
 (20)

In (20), the current magnitude  $i<sub>s</sub>$  and angle  $\phi<sub>i</sub>$  can be related to the motor steady-sate impedance by

$$
i_s = \frac{v_s}{|Z|} \tag{22}
$$

$$
\phi_i = -\angle Z \ . \tag{23}
$$

The voltage magnitude in (22) is determined by the inverter dc voltage and modulation index as

$$
v_s = \frac{m \cdot v_c}{2\sqrt{2}}\,. \tag{24}
$$

Assuming balanced capacitor voltages,

$$
v_c = 3v_{dc} \,. \tag{25}
$$

The procedure for determining the correct steady-state



Figure 7. Motor steady-state equivalent circuit.



Figure 8. Simulated performance of the four-level drive system.

converter duty cycle is as follows. The magnitude and phase of the load current are computed from the motor load impedance, the dc input voltage, and the modulation index using (22-25). Using these values, an expression for the  $a$ -phase current is formed from (20) which is then used along with (17-18) to solve the integral (19). The dc current calculated from this integral can be used in (16) to solve for the duty cycle.

**As** a numerical example, consider a 4-pole 3.7kW standard **NEMA** type B induction motor with a steady-state model [I91 and parameters shown in [Fig. 7](#page-4-0) for operation at *60Hz* and 183.3 **rad/s.** The equivalent load impedance can be represented as an *R-L* load with the parameters shown in [Fig. 7.](#page-4-0) In this example, the power factor is 0.763 lagging. Let the inverter modulation index be  $m = 1.13$  and  $v_{dc} = 110V$ . The diode and transistor voltage drops are  $V_D = 1.2V$ ,  $V_Q = 2.5V$  and the inductor resistance is  $r_L = 0.2\Omega$ . The average dc current  $\bar{t}_{dr}$ , can then be computed as **12.54A.** Substituting this value into (16) results in  $D = 0.533$ . This duty-cycle is calculated based on the upper dc/dc converter, which is also used for the lower dc/dc converter due to the symmetrical structure.

#### IV. **SIMULATION RESULTS**

**A** detailed simulation of the drive system was created to demonstrate the converter performance. For this study, the dc/dc converter inductance was  $L = 2mH$  and converter was switched with a period of  $T_{sw} = 100 \mu s$ . The input dc voltage was  $v_{\text{dr}} = 110V$  and the capacitance was set to  $C_1 = C_3 = 6,600 \text{ }\mu\text{F}$ . The induction motor was the 3.7kW example machine from the previous section. The duty cycle was set to 0.533 **as** per the previous calculations. Figure **8** shows the inverter waveforms in steady-state with the machine operating at 183.3 rad/s. *As* can be **seen,** the inverter exhibits typical four-level drive performance showing four steps in the line-to-ground voltage  $v_{ag}$ . As a result, the line-to-line voltage  $v_{ab}$ , and phase current  $i_{ab}$  have low harmonic content. **As** with other four-level inverters, an average current is drawn from the center capacitor which would tend to

discharge the voltage. However, the dc input voltage holds  $v_{c2}$  at 110V. The outer capacitor voltages  $v_{c1}$  and  $v_{c3}$  are regulated by the crossing dc/dc boost converter. Figure **9** shows the dc/dc converter waveforms. In this study, the transistor signals  $T_1$  and *T3* were interleaved in order to reduce the instantaneous current draw from the source. The inductor current waveforms exhibit **a**  triangular shape as expected.

Following the steady-state simulation, a vector control and PI speed loop were added for **a** dynamic study. Figure 10 shows the



Figure 9. Drive system converter simulation waveforms.



Figure 10. Drive system transient performance.

simulation results where the **speed is** commanded to ramp from zero to 183.3 rad/s. The load torque is then stepped to its rated value of 20N·m and the motor speed is commanded to zero with the rated load applied. **As** can he **seen,** the dcldc converter provides regulation during the entire transient study.

#### V. CONCLUSION

Drive systems based on the diode-clamped inverter topology have always had limited application due to the difficulty of regulating the capacitor voltages. The specific problem is that the center capacitors tend to discharge due to the manner in which the load **is** connected to the capacitor bank. In this paper, **a** fourlevel dc/dc converter is introduced which provides a voltage boost and regulates the capacitor voltages making the four-level topology practical for drive applications that interface to low voltage sources (such **as** batteries **of** fuel cells). **An** averagevalue model for the proposed converter was developed which gave insight into the converter effective operation **and** allowed the development of duty cycle equations which compensate for the semiconductor voltage drops and inductor resistance. Steadystate and dynamic simulations were carried out on an example four-level drive system in order to verify the converter operation.

#### **REFERENCES**

- 1. **R.H.** Baker, *His/!-volragr* convener *circuils,* U.S. Patent Number 4,203,151. May 1980.
- 2. A. Nabe, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," Proceedings of the IEEE Industry Applications Society Conference, pages 761-766, September/October 1980.
- **3. G. Sinha** and T.A. Lip, **"A** four-level **rectifier-invener** System for **drive**  applications," IEEE Industry Applications Magazine, volume 4, number 1, pages 66-74, January/February 1998.
- 4. M. Fracchia, T. Ghiara, M. Marchesoni, and M. Mazzucchelli, "Optimized modulation techniques for the generalized N-level converter," Proceedings of *1lze IEEE Power Ele&mir.s Speridiyr Coqferenre,* **volume** 2, pages 1205-1213. June/July 1992.
- 5. H. Mao, D. Boroyevich, and F.C. Lee, "Multi-level 2-quadrant boost choppers for superconducting magnetic energy storage," Proceedings of the *IEEE Applied Power Electronics Conference*, pages 876-882, San Jose CA, March 1996.
- *6.* **I.R.** Pinheiro, **D.L.R.** Vidar, and H.A. Grundling, **"Dual output three-level**  boost power factor correction converter with unbalanced loads," *Proceedings of the IEEE Power Electronic Specialist Conference. pages* 733-739. **January** 1996.
- 7. M.T. **Zhang, Y.** Jiang, F.C. Lee, and M.M. **Javnnavic,** "Single-phase three $level$  boost power factor correction converter," *Proceedings of the IEEE* Applied Power Electronics Conference, pages 434-439, March 1995.
- 8. **A. von Jouanne,** D. Shaoan, and Z. Haoran. "A **simple** method for balancing the DC-link voltage of three-level inverters." Proceedings of the IEEE Power Electronics **Specialists** Conference, Volume **3. paps** 1341-1345. June 2001
- 9. B. Francois, and J.P. Hautier, "Multilevel structures for four-level DC/DC voltage conversions: Enhanced analysis and **conlrol** design issues," *Proceedings of the IEEE Power Electronics Specialists Conference, volume 2,* pages 932-37. **June** 2002.
- 10. F.Z. Peng, "A magnetic-less DC-DC converter for dual voltage automotive systems," Proceedings of the IEEEE Industry Applications Society Conference, **volume 2.** pager 1303-1310. Scptcmber 2002.
- 11. N.S. Chio, J.G. Cho, and G.H. Cho, "A General Circuit Topology of Multilevel Inverter,'' Proceedings **af** the IEEE **Pwer** Electronics **Specialisl**  Conference, **pages** 96.103, October 1991
- 12. C. Newton. M. Summer, and T. Alexander, **"7he** investigalion and development of a multi-level voltage source inverter," Proceedings of the Power Electronics and Variable Speed Drives Conference, pages 317-321, September 1996.
- 13. Y. Chen, B. Mwinyiwiwa, Z. Wolanski, and B.T. Ooi, "Unified power flow controller (UPFC) based on chopper stabilized multilevel converter," *Proceedings of the Power Electronics Specialist Conference, volume 1.* pages 331-337, **June** 1997.
- 14. Y. Cheng and M.L. Crow, "A diode-clamped multi-level inverter for the StatCom/BESS," Proceedings of the IEEE Power Engineering Society *Wirirrr Muuring,* **volume** I, **paps** 470-475. January 2002.
- 15. R. Rojas, T. Ohnishi, and T. Suzuki, "PWM control method for a four-level **invcncr,"** *IEE Pm~uudir,g,r-EIer.irir.ul POII.PT AppIimlum~.* ~olumu 142. number *6,* **pages** 390.396, November 1995.
- 16. K.A. Corzine, J. Yuen and J.R. Baker. "Analysis of a four-level de/dc buck convener." *IELE 7rm~.wIim on birlmicid I%ro,mic~.* vol. **19,** iio J. **papcr**  746-751, August 2002.
- 17. K.A. Corzine and S.K. Majeethia, "Analysis of a novel four-level de/de boost convener", *IEEE T,n,nncriorrs ou* **btdirvt,?** *Ap~di'inoriwn.* volume **36.** iiumber 5, pages 1342-1 *350.* SeptemberiOclober **2MM.**
- 18. R.W. ECckan. *Fundnrriermk ,!fp,~po\*.rr d~wl~oui~~.~,* Ch.pin;)n and **Hall.** 1497.
- 19. P.C. Krause, O. Wasynczuk, and S.D. Sudhoff, Analysis of electric machinery and drive systems, Wiley-Interscience, 2002.



**Xiaomin Kou** reccivcd his **BSEE degcc fmm** Choog Qing University, Chong Qing, China, in 1995. He received his MSEE degree from the University of Wisconsin - Milwaukee in 2001 and is currently a Ph.D. student of UWM. In the Fall of 2003, Xiaomin will join the faculty at the University of Wisconsin - Platteville. His research interests include power electronics, electrical machinery, and motor controls. Contact: [humankoe@uwm.edu](mailto:humankoe@uwm.edu).



Keith A. Corzine received the BSEE, MSEE, and Ph.D. degrees from the University of Missouri - Rolla in 1992 and 1994, and 1997 respectively. In the Fall of I997 he joined he University of Wisconsin - Milwaukee where he **is** presently an **Assaciate Professor.** His research interests include **he** design and modeling of **electnc** machinery and electric **drive** system. Confact: Keith@Corzine.net.