

Missouri University of Science and Technology [Scholars' Mine](https://scholarsmine.mst.edu/) 

[Electrical and Computer Engineering Faculty](https://scholarsmine.mst.edu/ele_comeng_facwork)

**Electrical and Computer Engineering** 

01 Jan 1999

# Analysis of a Novel Four-Level DC/DC Boost Converter

Keith Corzine Missouri University of Science and Technology

Sonal K. Majeethia

Follow this and additional works at: [https://scholarsmine.mst.edu/ele\\_comeng\\_facwork](https://scholarsmine.mst.edu/ele_comeng_facwork?utm_source=scholarsmine.mst.edu%2Fele_comeng_facwork%2F884&utm_medium=PDF&utm_campaign=PDFCoverPages)

**C** Part of the Electrical and Computer Engineering Commons

## Recommended Citation

K. Corzine and S. K. Majeethia, "Analysis of a Novel Four-Level DC/DC Boost Converter," Conference Record of the 1999 IEEE Industry Applications Conference, 1999. Thirty-Fourth IAS Annual Meeting, Institute of Electrical and Electronics Engineers (IEEE), Jan 1999. The definitive version is available at <https://doi.org/10.1109/IAS.1999.806007>

This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact [scholarsmine@mst.edu](mailto:scholarsmine@mst.edu).

### **Analysis of a Novel Four-Level DC/DC Boost Converter**

K.A. Corzine, Member, *IEEE* and S.K. Majeethia, *Student Member*, *IEEE* Electrical Engineering Department University of Wisconsin - Milwaukee 3200 N. Cramer **Street**  Milwaukee, **WI** 5321 1

quadrant boost four-level DC/DC converters are introduced. The with a higher number of levels, the voltage balancing through primary application for these converters is that of interfacing a low redundant state selection l **primary application for these converters is that of interfacing a low redundant state selection limits the output voltage to 50% of the voltage DC source, such as a fuel cell or battery, to a high-voltage maximum [12,13]. voltage DC source, such as a** *fuel cdl* **or battery, to a high-voltage** maximum [12,13]. For **this** reason, some systems incorporate **four-level inverter.** *One* **important feature of the four-level DC/DC** *auxhry* DC/DC converters for capacitor voltage balancing [ **14 converters proposed herein is the ability to perform the power 17]. Some interesting three-level boost DC/DC converters have conversion and balance the inverter capacitor voltages been proposed for systems that are powere** conversion and balance the inverter capacitor voltages been proposed for systems that are powered from a low-voltage simultaneously. With the capacitor voltage balancing, it is possible source such as a battery, fuel cell, to obtain the full voltage from the inverter. For the boost converter, Energy Storage (SMES) [18-20]. In this paper, a novel four-level<br>the steady-state and Non-Linear Average-Value (NLAM) models are DC/DC converter is pre

į.

demonstrates the converters, four-level converters, DC/DC<br>converters, average-value modeling, triangle modulation, current-<br>II. PROPOSED FOUR-LEVEL DC/DC CONVERTER **regulated control.**  converters, average-value modeling, triangle modulation, current-

switch power semiconductors at increasingly high frequencies in converter depending on weather the DC source *v<sub>dc</sub>* is supplying or order to minimize harmonics and reduce passive component absorbing power respectively. Fo sizes. However, the increase in switching frequency increases the switching losses which become especially significant at high power levels. Several methods for decreasing switching losses have been proposed including constructing resonant inverters and

inverter transistors can be switched when their voltage or current times as many transistors as with a standard boost converter, the is zero, thus mitigating switching losses. Examples of this type of switches are rated at *merter* mlude **the** resonant **DC** link [2], and the *Awhy* semiconductor *cost* is **roughly** the same. [Figure 3](#page-2-0) shows the Resonant *commutated* Pole inverter **(ARCP) [3,4].** One possible switching **states** of the four-level DUDC converter. control. Furthermore, high IGBT switching edge rates can create the switching of the four-level inverter transistors, the voltage of switch level control problems.

disadvantage of resonant inverters is that the added resonant States 0 and 4 are the two states typically used for DC/DC boost circuitry will increase the complexity and cost of the inverter conversion. Due to the nature Multi-level inverters offer another approach to **reducing**  switching losses. In particular, these converters offer a high number of switching states so that the inverter output voltage can **be** *"stepped"* in smaller *increments* [5-111. This **allows** mitigation of **harmonics at** a low switching *fresuencies* thereby reducing **switching** losses. In additioq **EMC m- are reduced through**  the lower common **mode** *current* facilitated **by** lower *dv/dt's*  **produced by the** smaller voltage *steps.* One disadvantages of these techniques are that they require a high number of switching devices. The primary disadvantage of multi-level inverters is that they must be **&lied** hm isohid **DC** voltage **sources** or a bank of **series** capacitors with balanced voltages. In **systems** where isolated DC sources are not practical, capacitor voltage balancing becomes the principal limitation for multi-level inverters.<br>One of the most popular industrial multi-level inverters is the

diode clamped three-level inverter [5,7,8,10]. It has been well established that the DC capacitor voltages can be readily balanced through the use of straightforward selection of

*Abstract* - In this paper, novel two-quadrant buck/boost and one- redundant inverter switching states [10]. However, for inverters quadrant boost four-level DC/DC converters are introduced. The with a higher number of lev **simultaneously.** With **the capacitor voltage balancing, it** *is* **possible** *sow* such **as** a httery, fuel cell, or Supemnducting Magnetic to **obtain the full voltage from the inverter. For the boost converter, Energy** Storage **(SMES)** [ 18-20]. In this **paper,** a novel four-level four-level inverter. One important feature of the four-level DC/DC auxiliary DC/DC converters for capacitor voltage balancing [14-converters proposed herein is the ability to perform the power 17]. Some interesting three-l four-level converter. Detailed and average-value model simulation demonstrates the converter performance.

#### $A.$  Converter Description.

I. INTRODUCTION<br>The general trend in power electronics devices has been to proposed herein. This converter can operate as a boost or buck The general trend in power electronics devices has been to proposed herein. This converter can operate as a boost or buck switch power semiconductors at increasingly high frequencies in converter depending on weather the D absorbing power respectively. For many applications, bi-<br>directional power flow is not necessary and the semiconductor parts count can be reduced to the topology shown in [Figure 2.](#page-2-0) In a standard boost converter, one transistor and one diode are used have been proposed including constructing resonant inverters and for the box process [21,22]. In this new topology, two have been proposed including constructing resonant inverters and for the box process [21,22]. In this new topology, two multi-level inverters [1].<br> **in this amulti-level inverters** [1].<br> **justify** additional transistors ar Resonant inverters avoid switching losses by adding an LC switching states that can be used to balance the capacitor resonant circuit **to** the hard switched inverter topology. The voltages. It should be **pointed** out **that** although there are three Resonant inverters avoid switching losses by adding an LC switching states that can be used to balance the capacitor resonant circuit to the hard switched inverter tropology. The voltages. It should be pointed out that alt States 0 and 4 are the two states typically used for DC/DC boost conversion. Due to the nature of the motor impedance load and the center capacitor  $v_{c2}$  tends to discharge to zero in this system.



Figure 1. Proposed 4-level two-quadrant DC/DC converter.

#### 0-7803-5589-X/99/\$10.00 **© 1999 IEEE** 1964

<span id="page-2-0"></span>

Figure 2. Proposed 4-level one-quadrant boost converter.

For this reason, state 1 is inserted in the switching sequence in order to increase the charge on the center capacitor. A secondary *oal* of this converter is to **balance** the voltages on the upper and lower capacitors. Although this is typically not difficult in four-



Figure 3. Four-level one-quadrant converter switching **states.** 

level inverters, **states** 2 **and 3** *can* be added **to** ensure **this** balance.

### *B. Switching Sequence*

One advantage of multi-level DC/DC power conversion is a reduction in the inductor current ripple when compared to a *standard* **Dc/Dc** converter. For the threelevel **Dc/Dc**  converter, **a** reduction in *current* ripple *can* be accomplished **by**  defining the switching sequence **as a** function of the input **and**  output voltages [ 18-20]. In the *case* of the four-level converter, it is not possible to reduce the current ripple for all operating conditions and simultaneously balance the capacitor voltages. Therefore, one sequence has been chosen with the objective of sequence *suggested* for this converter is 0 - 1 - (2 or 3) - **4** - (2 or **3)** - 1 - 0. The state **diagram** for **this** sequence is **shown** in Figure **4.** Note that this sequence **is** similar to **that** of a *standard* DUDC converter with two additional switching **states.** Two additional **duty** cycles **are defined** in the sequence timing for control of the balancing the capacitor voltages. The overall switching state ertrs, states 2 and 3 can be added to ensure this balance.<br>
The Summarian of Summarian is a DOAC momentum from the duration of the material DOAC momentum from the controlled DOAC in reduction in current rights can be a me

additional *states.* The timing *sequence* is **deiinedby** 

state = 
$$
\begin{cases}\n0, & 0 \le t < d_1 T \\
1, & d_1 T \le t < (d_1 + d_2)T \\
2/3, & (d_1 + d_2)T \le t < (d_1 + d_2 + d_3)T \\
4, & (d_1 + d_2 + d_3)T \le t < T\n\end{cases}
$$
\n(1)

where  $d_1$ ,  $d_2$ , and  $d_3$  are the controller duty cycles and T is the **total** time spent in the switching *states.* The remainder of the sequence is to reverse the order spending **the** same **amount** of time in each state as before. Therefore, the total time of the switching controller is  $T_{sw} = 2T$ .

The amount of time spent **at** the particular switching state *can*  be controlled depending on the desired output voltage and the capacitor voltage imbalance. For example, the time spent at switching state 1 can be increased in order to increase the voltage across the center capacitor. The time spent at states 2 and 3 can be controlled to maintain **the** voltage **balance** between the upper **and** lower **capacitors.** The choice **as** to which *state* to switch to during the sequence (2 or 3) is made depending on which of the two capacitor voltages  $v_{c1}$  or  $v_{c3}$  is underbalanced with respect to the **other.** 

#### *C. Steady-State Modeling*

As with other types of DC/DC converters, it is instructive to perform a steady-state analysis of the converter driving a resistive load [18-211. In the *case* of the four-level **boost** converter, the circuit topology is that of Figure *5.* Since the **goal** of **this**  converter is to *equalize* **the** capacitor voltages, it will be assuned **that** the controller **duty** cycles have **been** *set* **so that the** capacitor voltages **are**  *equal,* or



Figure **4.** Four-level converter switching sequence.

<span id="page-3-0"></span>

Figure *5.* Four-level converter with resistive load.

$$
v_{c1} = v_{c2} = v_{c3} = \frac{v_c}{3}.
$$
 (2)

It will also be assumed that  $R_3 > R_1$  so that switching state 3 is used during the time when there is a choice **between states** *2* and *3.*  The resulting inductor current waveform is shown in Figure 6. For steady-state periodic operation, it is necessary that the average inductor voltage be zero. From this requirement, the output to input voltage ratio *can* be detennhed **as** 

 $\mathbf{v}$ 

$$
\frac{v_c}{v_{dc}} = \frac{1}{1 - d_1 - \frac{2}{3}d_2 - \frac{1}{3}d_3}.
$$
 (3)

Assuming that the converter losses **are** negligible, the average inductor *current can* be found from the output power and input voltage **as** 

$$
L_{avg} = \frac{v_c^2}{9v_{dc}} \left( \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right). \tag{4}
$$

From the load equations and the fact that the average capacitor *cuirents* must be **zero,** it *can* be **shown** that the *steady-state*  **currents, defined** in Figure 6, **are** 

$$
I_1 = I_{Lavg} + \frac{d_3 T_{sw}}{6L} (2v_c - 3v_{dc}) + \cdots
$$
  

$$
\frac{T_{sw}}{2L} (1 - d_1 - d_2 - d_3)(v_c - v_{dc}) + \cdots
$$
 (5)  

$$
\frac{d_2 T_{sw}}{6L} (v_c - 3v_{dc})
$$

$$
I_2 = I_{Lavg} + \frac{d_3 T_{sw}}{6L} (2v_c - 3v_{dc}) + \cdots
$$

$$
\frac{T_{sw}}{2L} (1 - d_1 - d_2 - d_3)(v_c - v_{dc})
$$

$$
I_3 = I_{Lavg} + \frac{d_3 T_{sw}}{L} (2v_c - 3v_{dc}) + \cdots
$$

$$
\frac{T_{sw}}{2L} (1 - d_1 - d_2 - d_3)(v_c - v_{dc})
$$



Figure 6. Steady-state inductor current **waveform.** 

By waveform symmetry,

**.I** 

$$
I_4 = 2I_{Lavg} - I_3 \tag{8}
$$

$$
I_5 = 2I_{Lavg} - I_2 \tag{9}
$$

$$
I_6 = 2I_{Lave} - I_1. \tag{10}
$$

For **design purposes,** it is often desirable to calculate the inductor current ripple *AL.* From **(5-IO),** it *can* be seen that

$$
\Delta I_L = 2 \Big[ \max(I_1, I_2, I_3) - I_{Lavg} \Big], \tag{11}
$$

Note that the maximum current  $(I_1, I_2, \text{ or } I_3)$  depends on the shape of the inductor *current* and thus depends on the **DC input** and capacitor voltages. **Regardless** of which **current** is the maximum, it *can* be seen that the inductor current ripple decreases with increasing switching frequency, inductance, and load resistance **as** is typical of **DC/DC** converten.

It *may* be desirable to *calculate* the mpmd **duty** cycles for a given set of load **resistances.** In this *case, setting* the avemge capacitor **currents** to zero yields three **equations** which *can* be solved for duty cycles resulting in

$$
d_1 = 1 - \frac{3v_{dc}}{R_2 v_c \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}\right)}
$$
(12)

$$
d_2 = \frac{3v_{dc} \left(\frac{1}{R_2} - \frac{1}{R_1}\right)}{v_c \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}\right)}
$$
(13)

$$
d_3 = \frac{v_{dc} \left(\frac{1}{R_1} - \frac{1}{R_3}\right)}{v_c \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}\right)}.
$$
(14)

The **steady-state** model *equations* presented herein have **been**  verified **through** the use of detailed computer **simulation.**  Although the *steady-state model* is useful for design calculations, a dynamic model is needed for evaluating system transient **performance.** 

#### $(7)$ *D. Non-Linear Average-Value Modeling*

The general *conoept* of Non-Linear Average-Value Models (NLAM's) is that the high-frequency switching of the power

 $(6)$ 

converter is represented on an average-value basis. These models provide insight into the operation of switching converters as well as suggest control strategies. Another advantage of NLAM's is that some simulation packages can linearize these models about<br>an operating point and determine the state space matrices. From this information, classical control theory can be applied and the system stability can be evaluated [22].

Figure 7 shows the general structure of the NLAM where the converter switches have been replaced by dependant voltage and current sources. Therein, the  $\land$  symbol denotes the fast-average which is the average-value of the quantity over one switching<br>cycle of the converter  $T_{\text{sw}}$ . The converter waveforms used for<br>determining the dependant source equations are shown in Figure 8 with the assumption that  $v_{c3} > v_{c1}$  and state 3 is not used. If the inductor current ripple is neglected, the average-value equations are

$$
\hat{v}_{sw} = \hat{v}_{c2} (1 - d_1) + \hat{v}_{c1} (1 - d_1 - d_2) + \cdots
$$
\n
$$
\hat{v}_{c1} (1 - d_1 - d_2 - d_3)
$$
\n(15)

$$
\hat{i}_{L1} = -\hat{i}_{dc} \, d_2 \tag{16}
$$

$$
\hat{i}_{L2} = \hat{i}_{dc} (d_2 + d_3) \tag{17}
$$

$$
\hat{i}_{L3} = \hat{i}_L (1 - d_1 - d_2 - d_3).
$$
 (18)

If  $v_{c2} > v_{c3}$ , then the average-value equations become

$$
\hat{v}_{sw} = \hat{v}_{c2} (1 - d_1) + \hat{v}_{c3} (1 - d_1 - d_2) + \cdots
$$
  
\n
$$
\hat{v}_{c1} (1 - d_1 - d_2 - d_3)
$$
\n(19)

$$
\hat{i}_{L1} = -\hat{i}_{dc} (d_2 + d_3)
$$
 (20)

$$
\hat{i}_{L2} = \hat{i}_{dc} d_2 \tag{21}
$$

$$
\hat{i}_{L3} = \hat{i}_L (1 - d_1 - d_2). \tag{22}
$$

For four-level inverter loads, the unbalance of capacitor voltages  $v_{c1}$  and  $v_{c3}$  is not severe and the controller will select state 2 over state 3 about one-half of the time. In this case, the two sets of equations can be averaged to yield one model. For example, an equation for  $v_{sw}$  can be obtained by averaging (15) and (19).

The NLAM can be used to evaluate the dynamic and steadystate performance of the converter without including the highfrequency switching of the controller. If a resistive load is connected to the NLAM, equations (3) and (12-14) can readily be derived. Alternatively, an NLAM of a four-level inverter can be



Figure 7. Converter average-value model structure.



Figure 8. Converter switching waveforms.

connected to the converter NLAM for dynamic modeling of the system depicted in Figure 2.

#### **III. FOUR-LEVEL INVERTER**

Figure 9 illustrates a four-level diode clamped inverter [6-8,12,13]. The general theory of this inverter is that each phase  $(a, b)$ b, or c) can be electrically connected to the junctions  $\hat{d}_0$ ,  $d_1$ ,  $\hat{d}_2$ , and  $d_3$  by appropriate switching of the inverter transistors.<br>Assuming that the IGBT's operate as ideal switched, the *a*-phase switching can be modeled by an ideal positional switch as shown in Figure 10. The b- and c-phase circuits can be modeled by similar switches connecting to the same capacitor junctions. By pulse-width modulation of the positional switch, the inverter lineto-ground voltages  $v_{ag}$ ,  $v_{bg}$ , and  $v_{cg}$  can be directly controlled. The motor line-to-neutral voltages can be calculated from the line-toground voltages by [23].

$$
v_{as} = \frac{2}{3}v_{ag} - \frac{1}{3}v_{bg} - \frac{1}{3}v_{cg}
$$
 (23)

$$
v_{bs} = \frac{2}{3} v_{bg} - \frac{1}{3} v_{ag} - \frac{1}{3} v_{cg}
$$
 (24)

$$
v_{cs} = \frac{2}{3} v_{cg} - \frac{1}{3} v_{ag} - \frac{1}{3} v_{bg}.
$$
 (25)

In most motor control systems, the commanded phase currents are determined from the desired torque. A regulating control then generates commanded motor phase voltages based on the commanded currents. In general, these commanded voltages can be expresses as

$$
v_{as}^* = \sqrt{2}v_s^* \cos(\theta_c)
$$
 (26)

$$
v_{bs}^* = \sqrt{2}v_s^* \cos(\theta_c - \frac{2\pi}{3})
$$
 (27)



Figure 9. Four-level inverter topology.

 $\sim$ 

$$
v_{cs}^* = \sqrt{2}v_s^* \cos(\theta_c + \frac{2\pi}{3})
$$
 (28)

where  $v_s^*$  is the commanded RMS phase voltage and  $\theta_c$  is the controller electrical angle. It can be noted-hm (23-25) **that** there commanded motor phase voltages. "'his is **due** to the **fact** that . common-mode terms in-the line-to-ground voltages will cancel when **evaluating (23-25).** One **method of obtaining** the desired motor phase voltages is to command line-to-ground voltages with a third harmonic term. It has been shown that this method allows The duty cycles can then be integerized to determine the Using this method, the line-to-ground voltages can be phase duty cycle is integerized by commanded as a third harmonic term. It has been shown that this method allows The duty cycles can then be integerized to determine the the maximum voltage to be obtained from the inverter  $[24]$ . switching states for the PWM control. is no unique set of line-to-ground voltages for a given set of commanded motor phase voltages. This is due to the fact that

$$
\frac{v_c}{a_g} = \frac{v_c}{2} \left[ 1 + m \cos(\theta_c) - \frac{m}{6} \cos(3\theta_c) \right]
$$
 (29)

$$
v_{bg}^* = \frac{v_c}{2} \left[ 1 + m \cos \left( \theta_c - \frac{2\pi}{3} \right) - \frac{m}{6} \cos \left( 3\theta_c \right) \right]
$$
 (30)

$$
v_{cg}^* = \frac{v_c}{2} \left[ 1 + m \cos \left( \theta_c + \frac{2\pi}{3} \right) - \frac{m}{6} \cos (3\theta_c) \right]
$$
 (31) 
$$
s_a = \begin{cases} a & l_a, & (3d_a - l_a)T_s \le t \le T_s \end{cases}
$$
 (40)

where  $m$  is the modulation index that has a range of

 $2.7 \times 10^{-10}$ 

$$
0 \le m \le \frac{2}{\sqrt{3}} \tag{32}
$$

in order to avoid over-modulation. Assuming that the commanded voltages **are** obtained **by** the PWM control, the fastaverages of the **resulting** motor **phase** voltages **are** 

$$
\hat{v}_{as} = \frac{mv_c}{2} \cos(\theta_c)
$$
 (33)



Figure 10. Equivalent switching of the four-level inverter.

$$
b_{bs} = \frac{mv_c}{2} \cos \left(\theta_c - \frac{2\pi}{3}\right) \tag{34}
$$

$$
\hat{v}_{cs} = \frac{m v_c}{2} \cos \left(\theta_c + \frac{2\pi}{3}\right). \tag{35}
$$

By comparing (33-35) to (26-28), it can be seen that the desired voltage **magnitude** and **phase** angle *can* be *set* **by** selecting *m* and  $\theta_c$  in (29-31). Typically, (29-31) are normalized to the DC voltage *v,.* This yields *duty* cycles defined **by** 

ï

(28) 
$$
d_a = \frac{1}{2} \Big[ 1 + m \cos(\theta_c) - \frac{m}{6} \cos(3\theta_c) \Big]
$$
 (36)

$$
d_b = \frac{1}{2} \Big[ 1 + m \cos \Big( \theta_c - \frac{2\pi}{3} \Big) - \frac{m}{6} \cos \Big( 3\theta_c \Big) \Big] \tag{37}
$$

$$
d_c = \frac{1}{2} \left[ 1 + m \cos \left( \theta_c + \frac{2\pi}{3} \right) - \frac{m}{6} \cos \left( 3\theta_c \right) \right].
$$
 (38)

switching states for the PWM control. For example, if the *a*-<br>phase duty cycle is integerized by

$$
l_a = \text{INT}(3d_a) \tag{39}
$$

then the **PWM** switching will be between levels  $s_a = l_a$  and  $s_a = l_a + 1$ . If the clock frequency of the PWM controller is  $T_s$ , then the *a-phase* switching *states* for one cycle **are** 

$$
S_a = \begin{cases} l_a + 1, & 0 \le t < (3d_a - l_a)T_s \\ l_a, & (3d_a - l_a)T_s \le t \le T_s \end{cases}
$$
 (40)

For the purposes of system model comparison, an averagevalue model of the four-level inverter has **been** developed The *structure* of the a-phase of the average-value model is shown in Figure 11. [Figure 12](#page-6-0) shows the **first** *step* in the derivation of the average-value model dependant source equations. Therein, the modulation duty-cycle is plotted versus the controller electrical angle. The functions  $s_1$ ,  $s_2$ , and  $s_3$  represent the percent of time that the *a*-phase is switched to junctions  $\hat{d}_1$ ,  $d_2$ , and  $d_3$ respectively. These switching functions **are** related to the *a-phase*  duty cycle as shown in [Figure 12.](#page-6-0) Using these switching functions, the currents drawn from the diode junctions are defined by

**1968** 

<span id="page-6-0"></span>

Figure 11. Average-value model of the four-level inverter.  $\ 0$ 

$$
i_{dcla} = s_1 i_{as} \tag{41}
$$

$$
i_{dcla} = s_1 i_{as} \tag{42}
$$

$$
i_{dcla} = s_1 i_{as}.
$$
 (43)

For **the** average-value model to have variables which **are** constant in the *steady-state,* it is necessary to **relate** the a-phase **current** to the induction motor *q-* **and** *d-axis currents* in the **controller reference** fixme. This relationship is given **by [23]** 

$$
i_{as} = i_{qs}^{c} \cos(\theta_{c}) + i_{ds}^{c} \sin(\theta_{c}). \qquad (44)
$$

The next step in the average-value model is to average the DC currents over one cycle of  $\theta_c$ . The resulting expression is<br>extensive and is not included herein. Due to the symmetry of the drive and modulation, the  $b$ - and  $c$ -phase average-value DC currents are identical to that of the a-phase. A similar averaging procedure is used to find the  $q$ - and  $d$ -axis induction motor voltages from the switching functions and the capacitor voltages.

#### *N.* FOUR-LEVEL **SYSTEM SMULATIONS**

**Detailed and NLAM** based simulations were **performed** on the converter / inverter *system* shown in [Figure](#page-2-0) **2.** The induction motor used in these studies is a **3.7kW** machine with the **pameten** listed in Table I **[23].**  n.  $\mathcal{L}$ 



The induction motor is operating at a constant speed **of** 183.3 radlsec **and** a constant electrical *fresuency* of *60 Hz ensured* **by setting** 

$$
\theta_c = 2\pi f t \tag{45}
$$

in the inverter control. The modulation index *m* is *stepped* fiom 0.6 to 1.13 resulting in a step change in **applied** voltage on the motor. For the **detailed simulation, the PWM** switching **period** is *set* **to** *Ts=O.* **185 ms.** 

The **Ms/Dc** converter **regulates the DC** voltage **supplied** to the inverter **and maimins** capacitor voltage balance **through**  controlling the duty cycles  $\hat{d}_1$ ,  $d_2$ , and  $d_3$ . This control can be challenging since the system is Multi-Input Multi-Output (MMO). A MlMO control **design** *may* be the work of future research in this **area.** For the *sludiks* **presented** herein, a **strai@omard** Proportional plus **Integral (PI)** control **was used.** 



Figure 12. A-phase duty cycle and switching functions of the four-level inverter.

Use of this control was justified by examining the sensitivity of the system outputs (capacitor voltages) to the changing inputs (duty cycles). Using the NLAM, it was observed that the capacitor voltage  $v_{c2}$  was more sensitive to changes in  $d_2$  than  $v_{c1}$ or  $v_{c3}$ . Furthermore,  $v_{c1}$  and  $v_{c3}$  were more sensitive to changes in  $d_1$  than  $v_{c2}$ . This sensitivity somewhat decouples the control and allows for the following approximate control to be used.

$$
d_1 = K_{p1}e_1 + K_{i1} \int e_1 dt
$$
 (46)

$$
d_2 = K_{p2}e_2 + K_{i2} \int e_2 dt
$$
 (47)

where the errors  $e_1$  and  $e_2$  are defined by

$$
e_1 = v_c^* - v_c \tag{48}
$$

$$
e_2 = v_{c2}^* - v_{c2}.
$$
 (49)

The commanded converter output voltage  $v_c^*$  was set to a constant value of **3** 18 V. The **commanded** voltage on the center capacitor was **set** to

$$
v_{c2}^* = \frac{1}{3} v_c.
$$
 (50)

The third duty cycle was set to a constant value of  $d<sub>3</sub>=0.05$ . For **this** *study,* the PI controller gains we^ *set* to the values **listed** in Table **11.** 



The DC input voltage was  $v_{dc}$ =150 V and the controller switching Fig. Definitionally was  $T_{sw} = 1.0$  ms. The converter inductance value was<br>  $L=10$  mH. The capacitor values were unevenly distributed so<br>
that the voltage ripple of all capacitors would be roughly the<br>
same in the detaile  $\mu$ F and  $C_2$ =3300  $\mu$ F.

Figures 13 and 14 show the simulation results for the detailed and NLAM models respectively. As can be seen, the capacitor voltages drop when the inverter modulation index is increased.<br>The regulating control on the DC/DC converter then controls the duty cycles so that the capacitor voltages return to their desired values. The inductor current increases as the power to the motor



Figure 13. Detailed model prediction of system performance during a step change in modulation index.

Figure 14. NLAM model prediction of system performance during a step change in modulation index.

increases. Notice from'the **detailed** model **that** there **ate two 12.** G. **Sinha** and TA Lipo, "A Fwr-Level ReQifier-Invater System **for** Drive components to the inductor current ripple. One component is due voltage ripple. Figures 13 and 14 also display the controller duty cycles. Note that for  $m=0.6$ , the duty cycle  $d_1$  is very low. This suggests an alternate switching sequence for  $m=0.6$  where the switching state 0 is eliminated and the inductor current ripple is duced **as compared to a standadboost** converter.

#### V. CONCLUSION

A novel four-level DC/DC converter has been introduced. The main objective of this converter is to supply a four-level diodeclamped inverter **and provide** capacitor voltage balancing **as** well **as perform** a boost operation. With the **capator** balancing controlled by the converter, the inverter can be operated up to its **full** output voltage **(as** compared to *50%* of **full** output voltage when balancing the capacitors with the inverter switching). **Steady-state and** average-value modeling of the proposed converter is presented. **A** simulation *study* on the converter / inverter system demonstrates that the average-value model prediction compares favorably to a detailed simulation.

#### **REFERENCES**

- 1. D. **Divan,** "Low stress Switching **for** Efficiency," *LEEE Spectrum,* vol. **33,** No. **12,pp. 33-39, December 1996.**
- **2.** J. He and N. Mohan, "Parallel Resonant **DC Lhrk** Circuit A Novel Zero Switching Loss Topology with **Minimum** Voltage *Stiesses," IEEE Transactions on Power Electronics, vol.* 6, no. 4, pp. 687-694, October 1991.
- **3.** R.W. DeDonc4cer and J.P. Lyons, "The Auxiliary Resonant **Commutated** Pole Converter," Proceeding of the **IEEE** Industry Applications Society *Conference,* **vol. 2, pp. 1228-1335, October 1990.**
- 4. B.T. Kuhn and S.D. Sudhoff, "Modeling Considerations in ARCP Versus Hard Switched Drives," Proceedings of the Naval Symposium on Electric Machines, **p~. 161-168,** July **199.7.**
- 5. A. Nabe, I. Takahashi, and H. Akagi, "A New Neutral-Point Clamped PWM Invata," *LEEE Transactions on Industy Applications,* vol. **17,** no. **5, pp. 518- 523,Sept/Od1981.**
- $6.$  **K.A. Corzine,** *Topology and Control of Cascaded Multi-Level Converters***,**  $PhD$ Dissertation, University of Missouri - Rolla, 1997.
- **7. K.k Corzine,** S.D. **Sudhoff,** and **C.A Whitannb,** "Performance *Charactetistics*  **of** a Cascaded Two-Level Convete;" Accepted **for** publicaticm **m** *IEEE Transactions on Energv Conversion,* **1997.**
- **8. K.A** Corzine and S.D. **Sudhoff,** "High *State* Count Power Convaters: *An*  Alternate Direction in Power Electronics Technology," Proceedings of the Society of Automotive Engineers Aerospace Power Systems Conference, Williamsburg VA, pp. 141-151, April 1998.
- **9. K.A** Corzine, S.D. **Sudhoff,** E.A **Lewis,** D.H. Sdunucker, RA Youngs, and H.J. Hegner, "Use of Multi-Level Converters in Ship Propulsion Drives," *Proceedings of the AI1 Electric Ship Conference,* **Lcndon** England, vol. **1,** pp. **155-163, September 1998.**
- **10.**  Y.H. Lee, B.S. **Suh,** and D.S. Hyun, "A Novel PWM Scheme for a Three Level Voltage Source. hverler with GTO Thyristors," IEEE *Transactions*  on *Indushy Applicatrons,* vol. **32,** no. **2, pp. 260-268, Mar&** *I* **April 1996.**
- **11.**  R.W. Menzies, P. Steimer, and J.K. Steinke, "FiveLevel GTO Inverters **for**  Large Induction Motor Drives," *IEEE Transactions on Industry Applicatrons,* vol. **30,** no. **4, pp. 938-944,** July *f August* **1994.**
- Applications, *"LEEE Industy Applicahons* in *Powr,* vol **4, no. 1, pp. 66-74,**  January/February 1998.
- 13. M. Fracchia, T. Ghiara, M. Marchesoni, and M. Mazzucchelli, "Optimized Modulation Tedmiques **for** the Generalized N-Level Converter," *Proceedings of the IEEE Power Electronics Specialist Conference,* vol. **2, pp. 1205-1213,1992.**
- **14.** N.S. Chio, J.G. Cho, and G.H.Cho, "A General Circuit Topology of **Multilevel Inverter," Proceedings of the Power Electronics Specialist** *Conference,* **pp. 96-103.**
- **15.**  C. Newton, M. Summer, and T. Alexander, "The Investigation and Development **of** a Multi-Level Voltage **Source** Inverter," *Proceedings ofthe Power Electronics and Variable Speed Drives Conference, no. 429, pp.* **317-321, Sqtenber 1996.**
- **16.**  Y. *Chen,* B. Mwinyiwiwa, Z. Wolanski, and B.T. Ooi, "Unified Power Flow Controlla (UPFC) Based *on* Chopper Stabilized Multilevel Convates," *Proceedings of the Power Electronics Spenalist Conference,* vol. **1,** pp. **331-337,1997.**
- 17. R. Rojas, T. Ohnishi, and T. Suzuki, "PWM Control Method for a Four-Level Inverter," *IEE Proceedings-Electrical Power Applications, vol.* 142, NO. 6, **pp. 390-396,** November **1995.**
- **18.**  H. Mao, D. Bomyevicfi, and F.C. Lee, "Multi-Level **2-Quadrant** Boost Choppers **for** Superconduding **Magpetic** Energy Storage," *Proceedings* **of**  *the* ZEEE *Applied Power Electronics Conference,* **pp. 876-882,** San Jose, CA Mar& **1996.**
- 19. J.R. Pinheiro, D.L.R. Vidor, and H.A. Grundling, "Dual Output Three-Level Boost Power Fador Corredon Convata with Unbalanced **Loads,"** *IEEE,*  **19%.**
- 20. M.T. Zhang, Y.Jiang, F.C. Lee, and M.M. Jovanovic, "Single-Phase Three-Level **Boost** Power Fador Corredim Cmverter," *Proceedings of the IEEE Applied Power Electronics Conference, pp. 434-439, March 1995*
- 21. D.W. Hart, *Introduction to Power Electronics*, Prentice-Hall 1997.
- 22. S.F. Glover, S.D. Sudhoff, H.J. Hegner, and H.N. Robey, "Average Value Modeling **of** a **Hystapsis** Controlled **DC/DC** Cmvata **for Use** in Eledromemanical **System Studies,"** *Proceedings of the Naval Spposium on Electric Machines,* **pp. 77-84,** Newpat, **RI,** July **1997.**
- 23. P.C. Krause, S.D. Sudhoff, O. Wasynczuk, *Analysis of Electric Machinery*, IEEE **Press, 1995.**
- 24 J.A. Houldsworth and D.A. Grant, "The Use of Harmonic Distortion to Increase the Output Voltage of a Three-Phase PWM Inverter," IEEE Transactions on Industry Applications, vol. 20, no. 5, pp. 1224-1228, September / October, **1984**



Keith A. Corzine received the BSEE, MSEE, and Ph.D. **degrees** hthe University of Missouri - Rolla in **1992** and **1994,** and **1997** respectively. In the Fall of **1997** he **joined**  the Univasity **of** Wisconsin - Milwaukee **as** an assistant professor. His research interest include the design and **modeling of electric** *machinay* **and** electric drive **systems.**  *Conta&* **[k@ee.uwxn.edu.](mailto:k@ee.uwxn.edu)** 



Sonal K. Majecthia received the BE degree in Instrumentation and Control Engineering in 1995 from Bhawagar Univasity, India. In the same year she **joined**  Ehavnagar University as a lecturer in the Instrumentation and *control* hgineering departmad. In the Fall **of 1998** she joined the MS program in Electrical Engineering at the University of Wisconsin - Milwaukee. Her research interests include control and DC/DC power converters. Contact: [sonal@wm.edu.](mailto:sonal@wm.edu)