Scholars' Mine
Missouri S&T
Research Repository
Curtis Laws Wilson Library
400 W. 14th Street
Rolla, MO 65409-0060
scholarsmine@mst.edu
| Title: | Performance of a quaternary logic design | |
| Author (s): | Dornajafi, M. Watkins, Steve E. Cooper, B. Bales, M. R. | |
| Department/Lab Affiliations: | Applied Optics Laboratory Center for Infrastructure Engineering Studies Electrical and Computer Engineering Repair of Buildings & Bridges with Composites (RB2C) | |
| Keywords: | driver circuits logic design matrix algebra multivalued logic circuits | |
| Issue Date: | 2008-04 | |
| Publisher: | Institute of Electrical and Electronics Engineers IEEE | |
| Citation: | Dornajafi, M., Watkins, S.E., Cooper, B., and Bales, M.R. Performance of a Quaternary Logic Design. IEEE Region 5 Conference, 2008 (April 2008): 1 - 6 | |
| Abstract: | This paper analyzes the performance of a quaternary logic circuit and its components. The multi-valued logic design consisting of two drivers and a transistor matrix is simulated using Mentor Graphic software. Functional operation of the circuit is shown and propagation delay and power consumption are determined. The design is dependent on the voltage values for the multi-valued logic. Three logic cases are investigated. The performance of the logic circuit as a quaternary difference calculator is described. | |
| Type: | Article - Conference proceedings text | |
| In Title: | Region 5 Conference | |
| Copyright Notice: | This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. can upload final version FULL COPYRIGHT INFORMATION: | |
| Publisher URL: | ||
| Link to this page: | ||
| Full Text: |
|
| title | Performance of a quaternary logic design | |
| contributor.author | Dornajafi, M. | |
| contributor.author | Watkins, Steve E. | |
| contributor.author | Cooper, B. | |
| contributor.author | Bales, M. R. | |
| contributor.deptlab | Applied Optics Laboratory | |
| contributor.deptlab | Center for Infrastructure Engineering Studies | |
| contributor.deptlab | Electrical and Computer Engineering | |
| contributor.deptlab | Repair of Buildings & Bridges with Composites (RB2C) | |
| contributor.sponsor | Savant LLC | |
| subject | driver circuits | |
| subject | logic design | |
| subject | matrix algebra | |
| subject | multivalued logic circuits | |
| date.issued | 2008-04 | |
| publisher | Institute of Electrical and Electronics Engineers IEEE | |
| identifier.citation | Dornajafi, M., Watkins, S.E., Cooper, B., and Bales, M.R. Performance of a Quaternary Logic Design. IEEE Region 5 Conference, 2008 (April 2008): 1 - 6 | |
| identifier.pub.URI | ||
| description.abstract | This paper analyzes the performance of a quaternary logic circuit and its components. The multi-valued logic design consisting of two drivers and a transistor matrix is simulated using Mentor Graphic software. Functional operation of the circuit is shown and propagation delay and power consumption are determined. The design is dependent on the voltage values for the multi-valued logic. Three logic cases are investigated. The performance of the logic circuit as a quaternary difference calculator is described. | |
| type | Article - Conference proceedings | |
| type.DCMIType | text | |
| type.status | Final version | |
| relation.isPartOf | Region 5 Conference | |
| rights | This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. | |
| rights | can upload final version | |
| rights.URI | ||
| rights.URI | ||
| rights.URI | ||
| date.accessioned | 2008-12-11T14:51:51Z | |
| date.available | 2008-12-18T15:24:08Z | |
| identifier.persist.URI | ||
| Full Text |
|