Scholars' Mine
Missouri S&T
Research Repository
Curtis Laws Wilson Library
400 W. 14th Street
Rolla, MO 65409-0060
scholarsmine@mst.edu
| Title: | DSP curriculum development for computer engineering using Altera’s DE II FPGA |
| Author (s): | Zheng, Y. Rosa Chitneni, Sarat Kumar Beetner, Daryl G. |
| Department/Lab Affiliations: | Electrical and Computer Engineering |
| Keywords: | digital signal processing courses engineering curriculum hardware laboratories programming languages |
| Issue Date: | 2007 |
| Publisher: | American Society for Engineering Education ASEE |
| Citation: | Zheng, Y. R., Chitneni, S., & Beetner, D. “DSP Curriculum Development for Computer Engineering using Altera’s DE II FPGA” Proceedings of the 2007 Midwest Section Conference of the American Society for Engineering Education. |
| Abstract: | This paper presents laboratory materials on Digital Signal Processing (DSP) for Computer Engineering (CmpE) curriculum using Altera’s DE2 FPGA (Field Programmable Array) university kits. The Altera’s DE2 kit has been adopted by many universities for courses on digital logic, embedded systems, and computer architecture. However, it has not been fully exploited for DSP. We take advantage of the multiplier blocks and the IP (Intellectual Property) cores available in the on-board FPGA to demonstrate the basic digital filter operations. Although the number of multiplier blocks in the DE2 board is limited, we have successfully implemented high pass, low pass, and band pass filters with reasonable performance. We also utilize the onboard audio codec to demonstrate real-time data acquisition and processing. By comparing the sound effects of input and output audio signals, the lab exercises demonstrate basic DSP theory such as analog-to-digital converter, frequency analysis, digital filter, and digital-to-analog converter. The designed experiments can be used either in an upper undergraduate level electronics or embedded systems course or in a stand-alone DSP course for both EE and CmpE. It offers excellent integration of the DSP component with other components of the CmpE curriculum and achieves necessary coverage in the limited number of hours allocated. |
| Type: | Article - Conference proceedings text |
| In Title: | 2007 Midwest Section Conference of the American Society for Engineering Education |
| Copyright Notice: | This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. No full text allowed FULL COPYRIGHT INFORMATION: |
| Link to this page: |
| title | DSP curriculum development for computer engineering using Altera’s DE II FPGA |
| contributor.author | Zheng, Y. Rosa |
| contributor.author | Chitneni, Sarat Kumar |
| contributor.author | Beetner, Daryl G. |
| contributor.deptlab | Electrical and Computer Engineering |
| contributor.sponsor | Altera Corporation |
| subject | digital signal processing courses |
| subject | engineering curriculum |
| subject | hardware laboratories |
| subject | programming languages |
| date.issued | 2007 |
| publisher | American Society for Engineering Education ASEE |
| identifier.citation | Zheng, Y. R., Chitneni, S., & Beetner, D. “DSP Curriculum Development for Computer Engineering using Altera’s DE II FPGA” Proceedings of the 2007 Midwest Section Conference of the American Society for Engineering Education. |
| description.abstract | This paper presents laboratory materials on Digital Signal Processing (DSP) for Computer Engineering (CmpE) curriculum using Altera’s DE2 FPGA (Field Programmable Array) university kits. The Altera’s DE2 kit has been adopted by many universities for courses on digital logic, embedded systems, and computer architecture. However, it has not been fully exploited for DSP. We take advantage of the multiplier blocks and the IP (Intellectual Property) cores available in the on-board FPGA to demonstrate the basic digital filter operations. Although the number of multiplier blocks in the DE2 board is limited, we have successfully implemented high pass, low pass, and band pass filters with reasonable performance. We also utilize the onboard audio codec to demonstrate real-time data acquisition and processing. By comparing the sound effects of input and output audio signals, the lab exercises demonstrate basic DSP theory such as analog-to-digital converter, frequency analysis, digital filter, and digital-to-analog converter. The designed experiments can be used either in an upper undergraduate level electronics or embedded systems course or in a stand-alone DSP course for both EE and CmpE. It offers excellent integration of the DSP component with other components of the CmpE curriculum and achieves necessary coverage in the limited number of hours allocated. |
| type | Article - Conference proceedings |
| type.DCMIType | text |
| rights | This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. |
| rights | No full text allowed |
| rights.URI | |
| rights.URI | |
| relation.isPartOf | 2007 Midwest Section Conference of the American Society for Engineering Education |
| date.available | 2008-08-15T20:28:04Z |
| identifier.persist.URI |