"This paper studies the diagnosability of various types of binary address decoders. An attempt is made to develop a theory of diagnosis for logical faults that might occur in these logic nets. The developed theory is used to analyze these logic nets for various input combinations. Finally, the derivation of optimum diagnostic test sequences is considered"--Abstract, Page i.
Szygenda, Stephen A.
Electrical and Computer Engineering
M.S. in Electrical Engineering
University of Missouri--Rolla
v, 52 Pages
© 1969 Girishchandra Mahendrakumar Gandhi, All rights reserved.
Thesis - Open Access
Library of Congress Subject Headings
Print OCLC #
Electronic OCLC #
Link to Catalog Recordhttp://laurel.lso.missouri.edu/record=b1067241~S5
Gandhi, Girishchandra Mahendrakumar, "Study of diagnosability of binary address decoders" (1969). Masters Theses. 7049.