"A diagrammatic approach is presented for the synthesis of multilevel NAND networks realizing combinational logic expressions. The network synthesized is restricted to only uncomplemented inputs. The synthesis algorithm involves the determination of minimum sum of products and product of sums expressions for a Boolean function, construction of an α-ß diagram from these expressions followed by implementation with NAND gates directly from the diagram. The resulting network is a minimal or near minimal NAND gate realization of the given function. The algorithm is applicable to completely or incompletely specified Boolean functions and is extended to include NOR synthesis"--Abstract, page 2.
Tracey, James H.
Betten, J. Robert
Carson, Ralph S.
Jones, R. E. Douglas
Electrical and Computer Engineering
M.S. in Electrical Engineering
University of Missouri at Rolla
© 1966 Donald Robert Nelson, All rights reserved.
Thesis - Open Access
Library of Congress Subject Headings
Integrated circuits -- Design -- Mathematical models
Electronic circuit design
Logic design -- Data processing
Print OCLC #
Electronic OCLC #
Link to Catalog Record
Nelson, Donald Robert, "An algorithm for the synthesis of NAND logic networks using a diagrammatic approach" (1966). Masters Theses. 5761.