A Novel Real-time Approach to Unified Power Flow Controller Validation
This document has been relocated to http://scholarsmine.mst.edu/ele_comeng_facwork/739
There were 65 downloads as of 23 Jun 2016.
This paper presents the development of a real-time hardware/software laboratory to interface a soft real-time power system simulator with multiple unified power flow controllers (UPFC) via hardware-in-the-loop (HIL) to study their dynamic responses and validate control and placement approaches. This paper describes a unique laboratory facility that enables large-scale, soft real-time power system simulation coupled with the true physical behavior of a UPFC as opposed to the controller response captured by many other real-time simulators. The HIL line includes a synchronous machine, a UPFC, and a programmable load to reproduce the physical dynamics of the UPFC sub-network.