Development of a FACTS Real-Time Hardware-in-the-Loop Simulation
This document has been relocated to http://scholarsmine.mst.edu/ele_comeng_facwork/974
There were 18 downloads as of 27 Jun 2016.
This paper describes an approach to simulate the bulk power transmission system using hardware-in-the-loop (HIL) FACTS devices. The architecture of the HIL simulation is described and a DSP-PC-based UPFC device designed for HIL simulation is presented. The implementation of UPFC hardware, software and basic control are discussed. Experimental results are provided to support the proposed concept.