Power bus design is a critical aspect in high-speed digital circuit designs. A circuit extraction approach based on a mixed-potential integral equation formulation is presented herein to model arbitrary multilayer power bus structures including vertical discontinuities associated with surface mount (SMT) decoupling capacitor interconnects. Both conductor and dielectric losses are incorporated, and included into the first principles formulation. The agreement of modeling and measurements demonstrates its effectiveness and utilization in power bus designs
J. Fan et al., "DC Power Bus Modeling in High-Speed Digital Designs Including Conductor and Dielectric Losses," Proceedings of the Asia-Pacific Conference on Environmental Electromagnetics, 2000. CEEM 2000, Institute of Electrical and Electronics Engineers (IEEE), Jan 2000.
The definitive version is available at http://dx.doi.org/10.1109/CEEM.2000.853915
Asia-Pacific Conference on Environmental Electromagnetics, 2000. CEEM 2000
Electrical and Computer Engineering
Keywords and Phrases
DC Power Bus Modeling; Arbitrary Multilayer Power Bus Structures; Circuit Extraction Approach; Conductor Losses; Conductors (Electric); Dielectric Losses; Digital Integrated Circuits; High-Speed Digital Circuit; High-Speed Digital Designs; High-Speed Integrated Circuits; Integral Equations; Integrated Circuit Design; Mixed-Potential Integral Equation Formulation; Surface Mount Decoupling Capacitor Interconnects; Surface Mount Technology; Vertical Discontinuities
Article - Conference proceedings
© 2000 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.