DC-DC buck converter EMI reduction using PCB layout modification
The paper treats the effect of layout on the electromagnetic interference (EMI) of buck converters. An optimized layout design for dc-dc synchronous buck converter is proposed for EMI reduction. Six different layout versions are analyzed with respect to loop area, loop inductance, radiating dipole moments, and far-field radiation. Optimizations are done with respect to field-effect transistor (FET), decoupling capacitor and via placement. Passive full-wave simulations are used to estimate and verify the loop inductance and far-field emissions. Those are compared with measurements. A gigahertz transverse electromagnetic (GTEM) cell is used to quantify the dipole moments in the printed circuit board (PCB) for estimating the far field and comparing to measurement.
A. Bhargava et al., "DC-DC buck converter EMI reduction using PCB layout modification," IEEE Transactions on Electromagnetic Compatibility, vol. 53, no. 3, pp. 806-813, Institute of Electrical and Electronics Engineers (IEEE), Jul 2011.
The definitive version is available at https://doi.org/10.1109/TEMC.2011.2145421
Electrical and Computer Engineering
Electromagnetic Compatibility (EMC) Laboratory
Keywords and Phrases
Buck Converters; DC-DC Buck Converter; Decoupling Capacitor; EMI Reductions; EMI/EMC; Far-field; Far-field Radiation; Full-wave Simulations; Gigahertz Transverse Electromagnetic Cells; Layout Designs; Layout Modification; Loop Inductance; Radiating Dipole; Synchronous Buck Converter; Via Placements; Electric Dipole Moments; Electromagnetic Pulse; Electromagnetism; Field Effect Transistors; Inductance; Optimization; Printed Circuit Boards; DC-DC Converters; PCB Layout
International Standard Serial Number (ISSN)
Article - Journal
© 2011 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.