An On-Chip Detector of Transient Stress Events
Testing and debugging of electrostatic discharge (ESD) or electrical fast transient issues in modern electronic systems can be challenging. The following paper describes the design of an on-chip circuit that detects and stores the occurrence of a fast transient stress event at the ESD protection structures in an input/output pad. Measurements and simulations of a test chip in 90 nm technology show that this circuit can accurately detect and record the presence of a transient stress event with a peak current as low as 0.9 A or a duration as short as 1 ns, and that the detector works well across typical temperature and process variations. The small size of the detector allows it to be used effectively in low-cost commercial integrated circuits. The detector was tested in a system-level environment and successfully records transient events. The importance of simulating with intelligent approximations of the system parasitics is described and demonstrated in measurements. An improved detector is discussed, which performs better in terms of process variations.
A. Patnaik and M. Suchak and R. Seva and K. Pamidimukkala and G. Edgington and R. Moseley and J. Feddeler and M. Stockinger and D. Pommerenke and D. G. Beetner, "An On-Chip Detector of Transient Stress Events," IEEE Transactions on Electromagnetic Compatibility, Institute of Electrical and Electronics Engineers (IEEE), Jan 2018.
The definitive version is available at http://dx.doi.org/10.1109/TEMC.2017.2785039
Electrical and Computer Engineering
Electromagnetic Compatibility (EMC) Laboratory
National Science Foundation (U.S.)
Keywords and Phrases
Detectors; Electrical Fast Transient (EFT); Electrostatic Discharge (ESD); Electrostatic Discharges; ESD Detectors; Integrated Circuit Modeling; Latches; On-Chip Measurements; Stress; System-Level ESD; Threshold Voltage; Transient Analysis
International Standard Serial Number (ISSN)
Article - Journal
© 2018 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.