Title

Analysis and Modeling of Substrate Noise in Domino CMOS Circuits

Abstract

With the increasing need for high speed performance circuits, Domino CMOS circuits are preferred over their static counterparts. However the vulnerability of Domino CMOS logic to noise limits the Domino circuits applications. Moreover, with the decrease in the feature size and with the various circuits sharing the same die, the substrate coupling issues cannot be neglected. This paper describes the effects of the substrate noise on the performance of the Domino CMOS circuits and describes the effects of substrate noise when the operating frequency approaches the higher frequency range (above 10GHz).

Department(s)

Electrical and Computer Engineering

Second Department

Engineering Management and Systems Engineering

Keywords and Phrases

CMOS Domino; Monte Carlo Simulation; Capacitive Coupling; Substrate Noise

Document Type

Article - Conference proceedings

Document Version

Citation

File Type

text

Language(s)

English

This document is currently not available here.


Share

 
COinS