Implementation of Design for Test for Asynchronous NCL Designs
In the past two decades, the IC Design industry has set what one might refer to as milestones in the golden era of electronics and computers. Current statistics reveal that the number of gates on a chip in 2005 is 100K compared to 23K just five years back. With the chip density increasing at this rate, there is an inherent need to allow for some efficient testing mechanism on-chip to avail benefits in terms of quality as well as economy. Adding test capabilities to a chip being fabricated increases the initial infrastructure, but the savings that it brings about in terms of cost, time, and maintenance far exceeds the testing cost. In spite of all the innovations, testing asynchronous designs has remained dormant; the reason for this being its inherent complexity. Absence of the global clock signal and presence of more state-holding gates creates a more complex test environment for these designs. The motivation behind this paper stems from the requirement of an efficient testing methodology for a particular class of asynchronous circuits known as Null Conventional Logic (NCL) circuits. The methodology proposed in this paper is easy to use for testing fairly complex designs and is tailored to work with conventional DFT tools.
V. Satagopan et al., "Implementation of Design for Test for Asynchronous NCL Designs," Proceedings of the International Conference on Computer Design, CSREA Press, Jun 2005.
Electrical and Computer Engineering
Keywords and Phrases
CAD Tools; VLSI Circuits; VLSI Testing; Asynchronous; Design for Test; Null Conventional Logic; Simulation
Article - Conference proceedings
© 2005 CSREA Press, All rights reserved.
This document is currently not available here.