This paper proposes the design of a FPGA configurable logic block (CLB) using asynchronous semi-static NULL convention logic (NCL) Library. The proposed design uses three semi-static LLT's for implementing NCL logic functions. Each LLT can be configured to function as any one of the 27 fundamental NCL Semi-Static gates. The proposed CLB supports 10 inputs and three different outputs, each with resettable and inverting variations. The CLB has two modes: Configuration mode and Operation mode. The Static NCL FPGA CLB is simulated at the transistor level using the 1.8 V, 180 nm TSMC CMOS process.
I. P. Dugganapally et al., "Design and Implementation of FPGA Configuration Logic Block using Asynchronous Semi-Static NCL Circuits," Proceedings of the IEEE Region 5 Conference, 2008, Institute of Electrical and Electronics Engineers (IEEE), Apr 2008.
The definitive version is available at http://dx.doi.org/10.1109/TPSD.2008.4562768
IEEE Region 5 Conference, 2008
Electrical and Computer Engineering
National Science Foundation (U.S.)
Keywords and Phrases
NULL Convention Logic (NCL); Configurable Logic Block (CLB); Look Up Table (LUT); Field programmable gate arrays
Article - Conference proceedings
© 2008 Institute of Electrical and Electronics Engineers (IEEE), All rights reserved.