1970

Digital simulation of a signal conditioner/bit synchronizer

Quentin Reed Webb

Follow this and additional works at: http://scholarsmine.mst.edu/masters_theses

Recommended Citation

This Thesis - Open Access is brought to you for free and open access by the Student Research & Creative Works at Scholars' Mine. It has been accepted for inclusion in Masters' Theses by an authorized administrator of Scholars' Mine. For more information, please contact weaverjr@mst.edu.
DIGITAL SIMULATION OF A SIGNAL
CONDITIONER/BIT SYNCHRONIZER

BY

QUENTIN REED WEBB, 1940 -

A THESIS

Presented to the Faculty of the Graduate School of the

UNIVERSITY OF MISSOURI - ROLLA

In Partial Fulfillment of the Requirements for the Degree

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

1970

Approved by

[Signatures]
ABSTRACT

A bit rate filter type signal conditioner/bit synchronizer used in a split-phase PCM system is modeled digitally in three stages to determine overall system performance. General computer algorithms are developed to approximate independent operation of each major segment within the device. Bit rate effects and signal time-base error are investigated yielding the characteristic G-curves for the phase detector. These characteristics facilitate subsequent analysis of a linear equivalent digital-data-transition tracking phase-locked loop under several typical time-base error input conditions. Using bit error probabilities as performance criteria, the conditioner/synchronizer is found to perform adequately at signal-to-noise ratios exceeding +10dB. For inputs below this value, the detection capability deteriorates rapidly with decreasing signal levels.
ACKNOWLEDGEMENTS

The author wishes to express his gratitude for the guidance and assistance of Dr. Thomas L. Noack in the development of this work. He also wishes to express his appreciation to his wife, Susan, for her encouragement and support, and to his sons for their patience.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABSTRACT</td>
<td>ii</td>
</tr>
<tr>
<td>ACKNOWLEDGEMENTS</td>
<td>iii</td>
</tr>
<tr>
<td>LIST OF ILLUSTRATIONS</td>
<td>vi</td>
</tr>
<tr>
<td>LIST OF TABLES</td>
<td>vii</td>
</tr>
<tr>
<td>LIST OF ABBREVIATIONS</td>
<td>viii</td>
</tr>
<tr>
<td>I. INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>II. REVIEW OF PREVIOUS LITERATURE</td>
<td>5</td>
</tr>
<tr>
<td>III. STATEMENT OF THE PROBLEM</td>
<td>8</td>
</tr>
<tr>
<td>IV. SYSTEM DESIGN DESCRIPTION</td>
<td>10</td>
</tr>
<tr>
<td>A. Phase Detector Mechanization</td>
<td>12</td>
</tr>
<tr>
<td>B. Transition Tracking Loop Analysis</td>
<td>20</td>
</tr>
<tr>
<td>C. Bit Detection Performance</td>
<td>26</td>
</tr>
<tr>
<td>V. SIMULATION RESULTS AND CONCLUSIONS</td>
<td>38</td>
</tr>
<tr>
<td>BIBLIOGRAPHY</td>
<td>42</td>
</tr>
<tr>
<td>VITA</td>
<td>43</td>
</tr>
<tr>
<td>APPENDICES</td>
<td>44</td>
</tr>
<tr>
<td>APPENDIX A Digital Computer Algorithm for</td>
<td>44</td>
</tr>
<tr>
<td>Analysis of Bit Rate Effects</td>
<td></td>
</tr>
<tr>
<td>APPENDIX B Digital Computer Algorithm for</td>
<td>49</td>
</tr>
<tr>
<td>Data-Transition Tracking Loop Analysis</td>
<td></td>
</tr>
<tr>
<td>APPENDIX C Digital Computer Algorithm for</td>
<td>52</td>
</tr>
<tr>
<td>Bit Detection Using Integrate/Reset Method</td>
<td></td>
</tr>
</tbody>
</table>
### LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>General Model of Signal Conditioner/Bit Synchronizer</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>Stages of Digital Simulation</td>
<td>11</td>
</tr>
<tr>
<td>3</td>
<td>Early-Late Gate Bit Synchronizer</td>
<td>13</td>
</tr>
<tr>
<td>4</td>
<td>Phase Detector Mechanization</td>
<td>15</td>
</tr>
<tr>
<td>5</td>
<td>Typical Signal Waveforms in the Phase Detector</td>
<td>17</td>
</tr>
<tr>
<td>6</td>
<td>Loop Nonlinearity Curves</td>
<td>19</td>
</tr>
<tr>
<td>7</td>
<td>Linear Equivalent Tracking Loop</td>
<td>21</td>
</tr>
<tr>
<td>8</td>
<td>RMS Phase Error Variations, Random Speed Input</td>
<td>27</td>
</tr>
<tr>
<td>9</td>
<td>RMS Phase Error Variations, Random Speed and Additive Sinusoid Input</td>
<td>28</td>
</tr>
<tr>
<td>10</td>
<td>Bit Detection Configuration</td>
<td>30</td>
</tr>
<tr>
<td>11</td>
<td>Error Probability Characteristics Using Filter/Sample Detection</td>
<td>33</td>
</tr>
<tr>
<td>12</td>
<td>Error Probability Characteristics Using Integrate/Reset Detection</td>
<td>35</td>
</tr>
<tr>
<td>13</td>
<td>System Performance, Filter/Sample Mode</td>
<td>39</td>
</tr>
<tr>
<td>14</td>
<td>System Performance, Integrate/Reset Mode</td>
<td>41</td>
</tr>
</tbody>
</table>
## LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Table Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Tracking Loop Parameters, Random Speed Input</td>
<td>23</td>
</tr>
<tr>
<td>2</td>
<td>Tracking Loop Parameters, Random Speed Plus Delay Input</td>
<td>24</td>
</tr>
<tr>
<td>3</td>
<td>Tracking Loop Parameters, Random Speed Plus Sinusoid Input</td>
<td>25</td>
</tr>
</tbody>
</table>
LIST OF ABBREVIATIONS

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIT</td>
<td>randomly generated binary data symbol</td>
</tr>
<tr>
<td>T</td>
<td>digital filter sampling interval, in seconds</td>
</tr>
<tr>
<td>WN</td>
<td>digital filter cutoff frequency, in radians</td>
</tr>
<tr>
<td>NRZ</td>
<td>non-return-to-zero signal</td>
</tr>
<tr>
<td>J</td>
<td>jitter condition imposed upon the input signal</td>
</tr>
<tr>
<td>KSHIFT</td>
<td>input bit sequence</td>
</tr>
<tr>
<td>TL</td>
<td>tracking loop</td>
</tr>
<tr>
<td>SIGI</td>
<td>split-phase representation of data word input to the signal conditioner</td>
</tr>
<tr>
<td>NOISEI</td>
<td>white Gaussian noise at conditioner input</td>
</tr>
<tr>
<td>SIGF</td>
<td>input data word processed by a digital filter</td>
</tr>
<tr>
<td>NOISEF</td>
<td>filtered noise</td>
</tr>
<tr>
<td>SIGC</td>
<td>comparator signal output</td>
</tr>
<tr>
<td>SIGPS</td>
<td>phase shifter signal output</td>
</tr>
<tr>
<td>SIGJ</td>
<td>the original data word jittered by the amount KSHIFT</td>
</tr>
<tr>
<td>VCO</td>
<td>split-phase clock in phase detector</td>
</tr>
<tr>
<td>PDOUT</td>
<td>phase detector output or error signal</td>
</tr>
<tr>
<td>SNR</td>
<td>input signal-to-noise ratio</td>
</tr>
<tr>
<td>PSNR</td>
<td>equivalent noise spectral density</td>
</tr>
<tr>
<td>GCURV</td>
<td>loop nonlinearity value</td>
</tr>
<tr>
<td>SCURV</td>
<td>phase error variance</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------</td>
</tr>
<tr>
<td>NOIND</td>
<td>noise output from integrate/reset device</td>
</tr>
<tr>
<td>VARR</td>
<td>noise power normalized to the input SNR</td>
</tr>
<tr>
<td>CLK</td>
<td>clock used in split-phase/NRZ converter</td>
</tr>
<tr>
<td>SIGNJ</td>
<td>input data word with zero jitter, jitter right, and jitter left conditions, respectively</td>
</tr>
<tr>
<td>SIGJR</td>
<td></td>
</tr>
<tr>
<td>SIGJL</td>
<td></td>
</tr>
<tr>
<td>SNRZ</td>
<td>input signal under designated jitter converted to NRZ</td>
</tr>
<tr>
<td>SJRNRZ</td>
<td></td>
</tr>
<tr>
<td>SJLNRZ</td>
<td></td>
</tr>
<tr>
<td>SNJ</td>
<td>signal output of integrate/reset device or filter/sample value under specified condition of signal jitter</td>
</tr>
<tr>
<td>SJR</td>
<td></td>
</tr>
<tr>
<td>SJL</td>
<td></td>
</tr>
<tr>
<td>PENJ</td>
<td>error probabilities under designated jitter condition for each of the possible bit sequences</td>
</tr>
<tr>
<td>PEJR</td>
<td></td>
</tr>
<tr>
<td>PEJL</td>
<td></td>
</tr>
<tr>
<td>PEZJ</td>
<td>error probabilities for zero jitter or fixed jitter right or left averaged over the possible bit sequences</td>
</tr>
<tr>
<td>PEFJR</td>
<td></td>
</tr>
<tr>
<td>PEFJL</td>
<td></td>
</tr>
<tr>
<td>SNJF</td>
<td>output signal from the bit rate/2 filter in filter/sample mode for jitter as noted</td>
</tr>
<tr>
<td>SJRF</td>
<td></td>
</tr>
<tr>
<td>SJLF</td>
<td></td>
</tr>
<tr>
<td>PETOT</td>
<td>total probability of error for the system</td>
</tr>
<tr>
<td>B</td>
<td>mean square value of the noise</td>
</tr>
<tr>
<td>TIMERR</td>
<td>input error signal to the digital data-transition tracking phase-locked loop</td>
</tr>
<tr>
<td>PHASER</td>
<td>phase error in the tracking loop</td>
</tr>
<tr>
<td>RMSERR</td>
<td>rms value of the phase error in tracking loop</td>
</tr>
</tbody>
</table>
I. INTRODUCTION

In telemetry systems, symbol synchronization presents a serious problem at low signal-to-noise ratios. The detection of a split-phase pulse code modulated (SΦ-PCM) signals in the presence of noise requires precise timing synchronization for use in associated bit detection circuitry. Recent advances in self-synchronizing digital-data transition tracking receivers provide high reliability systems for both low input signal-to-noise ratios (SNR) and widely varying data rates\textsuperscript{1,2}.

A signal conditioner/bit synchronizer is a device employed to reconstruct transmitter digital data from the recorded analog data recovered by the receiver. A general form of conditioner/synchronizer contains a timing estimation element, or synchronizer, and a bit detection portion to reproduce the digital data which was originally transmitted. Timing estimation is perhaps the most critical problem, since erroneous timing synchronization precludes correct bit detection. In many instances a decision directed phase-locked loop is implemented to supply the receiver with the knowledge of the time instants when the incoming modulation will change states. Self-synchronizing systems are useful in accomplishing this without loss of additional transmitter power solely for synchronization.
This thesis will model a specific bit rate filter variety of signal conditioner/bit synchronizer and investigate the associated performance characteristics. Developing an accurate representation of this device necessitates extensive digital simulation. The wide difference in frequency between the bit rate and tracking rate segments of the model prohibits direct simulation and simultaneous analysis on the digital computer. Therefore, bit rate behavior and tracking loop analysis must be approximated separately, with the combined results correlated to produce a meaningful description of the conditioner/synchronizer.

The basic structure of the model is shown in Figure 1. The synchronizer portion of the unit is essentially independent of the bit detection and decision elements of the conditioner. The synchronizer constructs an error signal from the transitions in the received input data, and a phase-locked tracking loop then provides a timing estimate for use in the bit detection elements. This tracking process defines the temporal position of a bit within the received serial Sφ-PCM data. The synchronizer must estimate the input bit rate frequency and phase from this received variable-rate-data stream which is corrupted with additive white Gaussian noise. By specifying the statistics of the phase noise input to the tracking loop, a linear equivalent of the loop can be digitally simulated.
Figure 1. General Model of Signal Conditioner/Bit Synchronizer
The bit detection/decision portion of the signal conditioner extracts the timing information from the synchronizer and applies it to the specific detection/decision mode selected. The received SΦ-PCM signal and additive noise are passed through a split-phase to non-return-to-zero (SΦ-NRZ) converter, then the waveform is processed by either one of two methods which may be selected. These modes are termed "filter/sample" and "integrate/reset" methods in this thesis. Both signal and additive noise values are determined at a selected time increment and the resultant ratio is compared to a threshold level within the decision device. Finally, a "replica" of the originally transmitted data is constructed to conclude the conditioner/synchronizer processing.

Since limited computer time prevents a direct Monte Carlo simulation, the overall performance of the model is approximated by combining the results observed in both bit rate and tracking rate studies. The total probability of error for the system is determined by the input signal-to-noise ratio, the adjacent bit value, and the time-base jitter or error in the signal. The signal conditioner/bit synchronizer is thus characterized by the probability of bit error as a function of the input signal-to-noise ratio and the phase-error variance in the tracking loop.
II. REVIEW OF PREVIOUS LITERATURE

Extensive research has been conducted in the field of self-synchronizing digital-data communication systems. The analysis of both theoretical and practical realizations of the early-late gate and differentiating varieties of synchronizers has received special attention \(^4,5\).

The more recent studies of self-synchronizing systems include the work of Wintz and Luecke \(^7\). An optimum synchronizer is developed and a subsequent sub-optimum, maximum likelihood model is simulated digitally using Monte Carlo techniques. Their synchronizer realization is formed by a cascade of a low-pass filter, a square-law nonlinearity, and a bandpass filter centered at the bit rate. A significant result of this study indicated that the square pulse which is commonly used in signaling does not perform as well as either the "half-sine" or "raised-cosine" pulses. Using these modified pulse shapes, near optimum performance can be achieved by the sub-optimum system.

Simon \(^1\) analyzes the phase noise performance in a digital-data transition tracking loop, which resembles a Costas loop. An error signal, formed by the product of the in-phase and mid-phase channels, is used to drive the loop to synchronization. The loop nonlinearity curve and the spectral density of the equivalent noise (about the origin) are found as functions of the normalized phase.
error within the tracking loop. These curves permit use of a linear equivalent data-transition tracking loop model. Simon determines these nonlinearities analytically, and then applies the Fokker-Planck equation to find the mean-square phase noise in the tracking loop as a function of the input signal-to-noise ratio.

Performance of the early-late gate and differentiating class of PCM bit synchronizers has been investigated by Stiffler⁵, with the signal shape and the type of feedback signal used within the loop varied to find subsequent effects upon performance. Both "raised-cosine" and the standard rectangular pulses are the signal shapes tested, and the loop feedback signals are either sampling pulses or sinusoids. Using phase error variance as the performance criterion, Stiffler concludes that the overall synchronizer performance is dependent upon both parameter variations and the specific combination of elements used.

Tracking loop performance is analyzed by Lindsey and Anderson³, where an early-late gate synchronizer is mechanized. When integration is performed only over a portion of the symbol time in the mid-phase channel, an improvement in loop SNR is noted. The tracking loop is developed to have an adaptive loop bandwidth dependent upon whether it is in acquisition or tracking modes. Again the loop nonlinearity curves and phase error variance (noise) versus signal-to-noise ratio characteristics are specified.
Hurd and Anderson\textsuperscript{2} propose a digital model synchronizer for low signal-to-noise ratio coded systems. Phase detector design includes a variation of the mid-phase channel integration window for changes in the magnitude of timing error input. Monte Carlo techniques are used to digitally simulate the phase detector and the characteristic G or S-curves formulated. The variation in phase-lock loop parameters, loop bandwidth, damping factor, and loop signal-to-noise ratio are found for low input SNR's. Two cases are considered. For simplicity in design of the loop filter, the phase estimate is quantized to one bit. Phase-lock loop parameters are analyzed for both the quantized and non-quantized cases. The improved phase detector used by Hurd and Anderson provides a higher loop SNR, thus better synchronization, without a reduction in the tracking loop bandwidth.

McBride and Sage\textsuperscript{6} develop an optimum maximum-a-posteriori (MAP) estimation algorithm to provide timing estimation for self-synchronizing digital systems. Use of the Karhunen-Loeve expansion permits analytical investigation of the synchronization problem, finding the MAP estimate of phase error $\theta$. Several sub-optimal synchronizers are proposed.
III. STATEMENT OF THE PROBLEM

In the analysis of baseband telemetry receiver operation, a simulation of the associated signal conditioner/bit synchronizer can be accomplished to specify performance criteria for the system. Direct simulation cannot be performed efficiently because of the wide difference in frequencies between bit rate effects and the tracking loop analysis. By formulating these models separately, and deriving system characteristics utilizing results from the combined models, the general problem of approximating the conditioner/synchronizer is developed in this thesis.

The mechanization of the model requires three basic algorithms. Initially, the phase detector of this particular conditioner must be specified to provide the phase error characteristics under varying input signal-to-noise levels and signal-noise or time-base jitter conditions. The loop nonlinearities, or G-curves, and the equivalent noise spectral density, or S-curves, can be constructed from digital Monte Carlo methods. These well-known curves are required for the subsequent digital data transition-tracking loop analysis. Behavior of the linear equivalent transition tracking loop can be readily simulated through use of the IBM 360 Continuous System Modeling Program (CSMP) package. Loop performance can be described analytically, and the phase error statistics
generated in the CSMP digital implementation. Specific types of time-base jitter are impressed upon the tracking loop, and the phase noise characteristics are investigated under anticipated low signal-to-noise ratios. Tracking loop filter bandwidth may be altered to simulate the fundamental acquisition and tracking modes of operation.

To determine a meaningful qualitative analysis of the conditioner/synchronizer performance, the system's probability of bit error as a function of input signal-noise and signal-to-noise levels must be characterized. Final computer algorithms assert two methods of approximating detection, the filter-sample mode and the integrate-reset mode. Each of the four equally likely bit sequences, hence transition combinations, are generated with varying degrees of jitter, and the probability of bit error for a fixed value of jitter is obtained by averaging over the possible bit sequences encountered. Overall system performance may then be calculated by integrating out the signal jitter. Application of the Central Limit Theorem, with specific phase error jitter variance determined in the tracking loop analysis, permits this integration. Resolution of these algorithms provides a reasonable means of determining a signal conditioner/bit synchronizer realization for the split-phase PCM telemetry receiver.
IV. SYSTEM DESIGN DESCRIPTION

The signal conditioner/bit synchronizer considered here can be classified as a bit rate filter variety as opposed to the early-late gate type. Simulation methodology was conducted in the three stages depicted in Figure 2. The phase detector was mechanized on the IBM 360 digital computer and the Monte Carlo method used to generate a random eleven bit data word split-phase input signal to the synchronizer. The loop nonlinearity and equivalent noise spectra are derived from the error signal outputs of the phase detector. Tracking loop simulation was effected by modeling the linear equivalent phase-locked loop on the IBM 360 using the IBM CSMP. Three types of input time error signals were tracked, with variations in the input signal-to-noise ratio and loop filter bandwidth made to characterize the loop performance by the rms phase error value and phase error variance. The G and S curves developed in the initial bit rate effects portion of the study are incorporated into this phase of synchronizer simulation. Performance of the bit detection segment of the conditioner can be specified by the probability of bit error as a function of both input signal-to-noise ratio and the time base jitter in the signal. It is assumed that the jitter is essentially constant over a large number of symbol intervals, and that the response of the transition
Figure 2. Stages of Digital Simulation
tracking loop is very slow with respect to a symbol interval. These assumptions permit us to construct the probability density function of the input signal jitter by using the Central Limit Theorem. Two basic techniques are then used to find the error probabilities conditioned upon signal-jitter and SNR. Overall system probability of error can then be approximated by merely integrating out the jitter. Combination of the results of the three stages of conditioner/synchronizer simulation yields a realistic estimate of the expected performance of the device.

A. Phase Detector Mechanization

The phase detector operates on the incoming signal and additive noise to construct an output waveform which indicates the occurrence or non-occurrence of a transition in the input serial data. This waveform is commonly denoted as the "error signal", which becomes the input to the transition-tracking phase-lock loop. Previous studies of the early-late gate variety of synchronizer emphasize formulation of the loop nonlinearity, \( G(\lambda) \), and the equivalent noise spectral density, \( S(0,\lambda) \). An adaptation of the Costas loop shown in Figure 3 forms an error signal, \( e(t_n) \), by taking the product of the in-phase and mid-phase channel outputs. A filtered version of this waveform subsequently triggers a timing generator, which then provides a timing estimate to the in-phase and mid-phase
Figure 3. Early-Late Gate Bit Synchronizer
filters. By varying the length of the mid-phase integration window, the noise power in the loop can be substantially reduced, and a considerable improvement in the loop signal-to-noise ratio results. Hurd and Anderson have designed an adaptive synchronizer which provides two mid-phase window widths, one wide for acquisition and a second narrower width for tracking operation.

The phase detector modeled in this thesis employs a different method of forming the error signal. Figure 4 illustrates this phase detector mechanization. The device is a cascade of a bit rate filter, a phase shifter, and a multiplier. The bit rate filter simulated is a second order Butterworth, and the bit rate (hence bit period) is chosen as 1.0 to simplify computer analysis. Monte Carlo techniques are used to generate a random data word of eleven bits, and this is converted to split-phase format for this study. The $S_{\phi}$-PCM signal and additive white Gaussian noise, with unity power spectral density at the input, are then processed by the linear filter. The signal output of the bit rate filter and the added filtered noise, normalized to the input signal-to-noise ratio, are then fed to the phase shifter. The phase shifter consists of comparator set at zero threshold, in-phase and 90° delay channels, and a modulo-2 summing device. The output of the phase shifter is a zero-one pulse train with the leading edge of each pulse indicating a sign transition in the input signal. Some typical waveforms for the
Figure 4. Phase Detector Mechanization
noiseless case are depicted in Figure 5(a-h). The phase shifter outputs for an unjittered signal and its jittered version are shown in 5(d) and 5(e), respectively. The phase shifter output is multiplied by a split-phase clock signal extracted from the synchronizer timing estimate. This product is the error signal analogous to the product of the in-phase and mid-phase channels in the early-late gate type synchronizer. The statistics of this error signal vary with the input signal-to-noise ratio and the time-base jitter in the signal. Again, the assumption is that the jitter is constant over a relatively long period with respect to the bit period holds.

The loop nonlinearity, or G curve, is found as

\[
G(\lambda) \triangleq E[e_k|\lambda, n, s]
\]

This is the expected value of the phase detector output signal conditioned upon the signal time-base error \( \lambda \), the noise \( n \), and the symbol sequence \( s \). It is assumed that ones and zeros are equally likely. The average loop G-curve as a function of the normalized phase error has been evaluated analytically for the early-late gate synchronizer as

\[
G(\lambda) = AT\lambda[1 - P_{E_t}(\lambda)] ; \quad |\lambda| \leq \frac{1}{2}
\]

where \( P_{E_t} \) is the probability of incorrectly sensing a transition, represented by the complementary error function
Figure 5. Typical Signal Waveforms in the Phase Detector
with $A = 2R_s (1 - 2|\lambda|)$, and $R_s = A^2 T/N$, the input signal-to-noise ratio. Previous studies have investigated non-return-to-zero (NRZ) data inputs, and the resulting $S$-curves were found to be odd functions of $\lambda$ and modulo $2\pi$ (or 1.0).

Digital simulation of the phase detector mechanism for this particular system resulted in the $G$-curves shown in Figure 6. The loop nonlinearities are again odd functions of $\lambda$; however, the split-phase input waveform has resulted in the curve being modulo ($\pi$). For large input signal-to-noise ratios, the characteristics are nearly linear for small values of signal time-base jitter. At low signal-to-noise ratios the expected value of the error signal is greatly dependent upon $\lambda$ for all cases of jitter.

The problem of evaluating the equivalent noise spectrum for the additive noise, $n_\lambda(t)$, is treated as

$$S(\omega, \lambda) = \left[ E_n S(e^{-Ke^{-K+m}}) - g^2(\lambda) \right]$$

The computation of $S(\omega, \lambda)$ has been accomplished by Simon, and since the error signal has only values of 0 and ±1, the spectrum consists of a constant and sinusoidal component with period $\omega_c = 2\pi/T$. If the loop bandwidth-time product is $\ll 1$, then $S(\omega, \lambda) = S(0, \lambda)$ which becomes
Figure 6. Loop Nonlinearity Curves
The digital simulation of the equivalent noise spectrum reveals that it is essentially constant over all \( \lambda \), and is an even function of \( \lambda \).

The computer algorithm used to compute the G-curves and noise equivalent spectrum, or S-curves, is shown in Appendix A.

B. Transition Tracking Loop Analysis

The synchronizer model uses a digital phase-locked loop to track the signal output of the phase detector mechanization. The relative high frequency of the error signal input compared to the slowly varying phase error within the tracking loop permits use of the Central Limit Theorem. The transition tracking loop model shown in Figure 7 incorporates the G-curve and S-curves derived in the previous section. The steady state performance of the tracking loop is of interest in this study. Application of the Fokker-Planck equation has been used to determine this performance analytically\(^3\). The actual simulation of the linear equivalent loop was easily
Figure 7. Linear Equivalent Tracking Loop
implemented using the Continuous System Modeling Program available on the IBM 360 digital computer. The signal time error signal input will be distributed zero mean Gaussian. This signal was tracked with the loop perturbed by additive Gaussian noise, and the steady-state phase error variance, $\sigma^2_\lambda$, and the rms value of the phase error, $\lambda_{\text{rms}}$, evaluated for various combinations of loop bandwidth, input SNR, and the type of input time-base error signal applied. A sample computer algorithm used to determine these performance parameters is presented in Appendix B.

Three basic jitter models were analyzed. A random speed variation was generated by integrating a zero mean Gaussian random signal and using this as the error signal input to the loop. The computer simulation was initiated and the phase error signal, denoted $\lambda$, was evaluated after the loop had reached an obvious steady state. The rms value of the phase error and its variance were determined for four input SNR's between 10 and 20 dB inclusive, with the tracking loop filter cutoff frequency varied for each run. Tables 1 through 3 list the resulting phase error characteristics for specific combinations of the input parameters. It was noted that for the second type (Model B) of input jitter, that of a random speed variation plus a random delay input, there is no significant variation in either rms phase error or the phase
Jitter Model A - Random Speed Variation

Phase Error Variance

<table>
<thead>
<tr>
<th>TL Bandwidth (Radians)</th>
<th>0.2</th>
<th>0.05</th>
<th>0.005</th>
<th>0.00125</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input SNR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100.0</td>
<td>0.0013</td>
<td>0.0032</td>
<td>0.0010</td>
<td>0.0015</td>
</tr>
<tr>
<td>50.0</td>
<td>0.0009</td>
<td>0.0019</td>
<td>0.0011</td>
<td>0.0016</td>
</tr>
<tr>
<td>20.0</td>
<td>0.0028</td>
<td>0.0010</td>
<td>0.0013</td>
<td>0.0017</td>
</tr>
<tr>
<td>10.0</td>
<td>0.0031</td>
<td>0.0008</td>
<td>0.0014</td>
<td>0.0017</td>
</tr>
</tbody>
</table>

RMS Phase Error

<table>
<thead>
<tr>
<th>TL Bandwidth (Radians)</th>
<th>0.2</th>
<th>0.05</th>
<th>0.005</th>
<th>0.00125</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input SNR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100.0</td>
<td>0.066</td>
<td>0.059</td>
<td>0.104</td>
<td>0.150</td>
</tr>
<tr>
<td>50.0</td>
<td>0.075</td>
<td>0.054</td>
<td>0.115</td>
<td>0.153</td>
</tr>
<tr>
<td>20.0</td>
<td>0.073</td>
<td>0.039</td>
<td>0.130</td>
<td>0.157</td>
</tr>
<tr>
<td>10.0</td>
<td>0.062</td>
<td>0.028</td>
<td>0.140</td>
<td>0.160</td>
</tr>
</tbody>
</table>

Table 1. Tracking Loop Parameters, Random Speed Input
Jitter Model B - Random Speed Plus Random Delay

Phase Error Variance

<table>
<thead>
<tr>
<th>TL Bandwidth (Radians)</th>
<th>0.2</th>
<th>0.05</th>
<th>0.005</th>
<th>0.00125</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input SNR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100.0</td>
<td>2.0404</td>
<td>2.0406</td>
<td>2.0408</td>
<td>2.0408</td>
</tr>
<tr>
<td>50.0</td>
<td>2.0403</td>
<td>2.0405</td>
<td>2.0408</td>
<td>2.0408</td>
</tr>
<tr>
<td>20.0</td>
<td>2.0403</td>
<td>2.0405</td>
<td>2.0408</td>
<td>2.0408</td>
</tr>
<tr>
<td>10.0</td>
<td>2.0403</td>
<td>2.0405</td>
<td>2.0408</td>
<td>2.0408</td>
</tr>
</tbody>
</table>

RMS Phase Error

<table>
<thead>
<tr>
<th>TL Bandwidth (Radians)</th>
<th>0.2</th>
<th>0.05</th>
<th>0.005</th>
<th>0.00125</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input SNR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100.0</td>
<td>1.43</td>
<td>1.429</td>
<td>1.428</td>
<td>1.428</td>
</tr>
<tr>
<td>50.0</td>
<td>1.431</td>
<td>1.429</td>
<td>1.428</td>
<td>1.428</td>
</tr>
<tr>
<td>20.0</td>
<td>1.432</td>
<td>1.429</td>
<td>1.428</td>
<td>1.428</td>
</tr>
<tr>
<td>10.0</td>
<td>1.432</td>
<td>1.429</td>
<td>1.428</td>
<td>1.428</td>
</tr>
</tbody>
</table>

Table 2. Tracking Loop Parameters, Random Speed Plus Delay Input
### Jitter Model C - Random Speed Plus Sinusoid Input

#### Phase Error Variance

<table>
<thead>
<tr>
<th>TL Bandwidth (Radians)</th>
<th>0.2</th>
<th>0.05</th>
<th>0.005</th>
<th>0.00125</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input SNR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>100.0</td>
<td>0.0259</td>
<td>0.0257</td>
<td>0.0265</td>
</tr>
<tr>
<td></td>
<td>50.0</td>
<td>0.0258</td>
<td>0.0257</td>
<td>0.0265</td>
</tr>
<tr>
<td></td>
<td>20.0</td>
<td>0.0257</td>
<td>0.0260</td>
<td>0.0266</td>
</tr>
<tr>
<td></td>
<td>10.0</td>
<td>0.0256</td>
<td>0.0260</td>
<td>0.0266</td>
</tr>
</tbody>
</table>

#### RMS Phase Error

<table>
<thead>
<tr>
<th>TL Bandwidth (Radians)</th>
<th>0.2</th>
<th>0.05</th>
<th>0.005</th>
<th>0.00125</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input SNR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>100.0</td>
<td>0.304</td>
<td>0.345</td>
<td>0.410</td>
</tr>
<tr>
<td></td>
<td>50.0</td>
<td>0.299</td>
<td>0.350</td>
<td>0.411</td>
</tr>
<tr>
<td></td>
<td>20.0</td>
<td>0.307</td>
<td>0.363</td>
<td>0.413</td>
</tr>
<tr>
<td></td>
<td>10.0</td>
<td>0.320</td>
<td>0.373</td>
<td>0.414</td>
</tr>
</tbody>
</table>

Table 3. Tracking Loop Parameters, Random Speed Plus Sinusoid Input
error variance within the tracking loop at the $\omega_c$ and SNR values tested.

Values selected for the first-order Butterworth loop filter's cutoff frequency were chosen such that both relatively wide and narrow tracking ranges were considered\(^2\). The values of rms phase error as a function of loop bandwidth are illustrated in Figure 8 for a random speed variation input and Figure 9 for a random speed variation and a worn part. The optimum loop bandwidth can be seen to differ for each of the contrasting types of input disturbances. Further studies of tracking loop behavior, specifically acquisition time and loss-of-lock characteristics, are beyond the scope of this investigation. Having obtained the phase error variance, we are able to investigate the bit detection performance of the conditioner/synchronizer using this time-base error statistic alone.

C. Bit Detection Performance

The relative effectiveness of a receiver or system is contingent upon its capability to detect and recover the original data with a high degree of reliability. For a given set of minimum performance standards or specifications, the system can be designed to meet these criteria by modifying the receiver structure, altering the signal pulse shape, or changing the signaling speed or data rate.

For the signal conditioner under investigation, the bit detection segment functions independently from the
Figure 8. Rms Phase Error variations, Random Speed Input
Figure 9. Rms Phase Error Variations, Random Speed and Additive Sinusoid Input
synchronizer structure. Only the timing estimate, needed for conversion and sampling, is drawn from the tracking loop split-phase clock. The bit detection configuration is shown in Figure 10. Two modes of signal processing were considered. The "Filter/Sample" and "Reset/Integrate" modes function as separate channels to obtain the parameters needed for a bit decision. Common to both methods of signal processing are input filtering and amplification, S*-NRZ conversion, and sampling. The input data word 100010 contains each possible data bit sequence or the respective inverse, and the sequence was subsequently used as the input signal for the bit detection analysis. The split-phase version of the signal and bandlimited white Gaussian noise with unity power spectral density were filtered by a lowpass filter with cutoff frequency at 2.5 times the bit rate. This filter output is then converted from split-phase to non-return to zero format by a S-clock, which is positive for the first half cycle of a bit period. The NRZ signal and filtered noise then are processed using either the "Filter/Sample" or "Integrate/Reset" modes.

Noise statistics must be determined to evaluate the signal-to-noise ratio at the instant of sampling. The noise output of the 2.5 x bit rate filter is processed by the bit rate /2 baseband filter, and the noise power output is calculated. Assuming stationary, zero mean noise input to the system, the noise power preceding the sampler
Figure 10. Bit Detection Configuration
is a constant value for both "Filter/Sample" and "Reset/Integrate" branches. Selection of the Filter/Sample mode passes the NRZ version of the filtered input symbol sequence through a second order Butterworth filter with cutoff frequency $\Pi$. The signal is sampled at the end of each center bit in the set of three symbols of the known sequence. The value of the signal at this sampling time can be compared to the noise power normalized to the input signal-to-noise ratio. This quantity becomes the argument of the error function used to determine the probability of bit error for the bit sequence and variations in values of input signal-jitter.

The noise is known to be zero mean Gaussian as a result of linear operations (filtering and conversion) upon the input white Gaussian noise. Therefore, the probability of error becomes

$$P(E) = \int_{-\infty}^{\infty} \left[ 2\pi \sigma^2 \right]^{-\frac{1}{2}} \exp\left[ -\frac{1}{2} \left( \frac{n}{\sigma} \right)^2 \right] dn$$

by setting $u = n/\sigma_n \sqrt{2}$ and substituting we have

$$P(E) = \frac{1}{\sqrt{\Pi}} \int_{\frac{S}{\sigma_n \sqrt{2}}}^{\infty} e^{-u^2} \, du$$
using the definite integral

\[
\int_0^\infty e^{-u^2} \, du = \frac{\sqrt{\pi}}{2}
\]

the probability of bit error, in terms of the commonly used error function

\[
P(E) = \frac{1}{2} \operatorname{erfc} \left( \frac{S}{\sigma_N \sqrt{2}} \right)
\]

(8)

where

\[
s = \text{the value of the sampled signal}
\]
\[
\sigma_N = \text{the normalized noise variance at the input to the sampling device}
\]

A digital computer program was implemented to determine the probability of bit error for several low input signal-to-noise ratios and signal-jitter conditions on the input. The results of this simulation are graphically displayed in Figures 11(a) and 11(b).

The Integrate/Reset channel integrates the converter output over the bit interval, samples the output at the end of each middle bit in the specific bit sequence tested, then resets for the next operation. The computed probabilities of error are averaged over the possible input bit sequences to establish the characteristics for varying SNR's and constant signal time base jitter. These averaged results, indicated graphically in Figures 12(a) and (b), display the bit detection characteristics for
Figure 11(a). Error Probability Characteristics Using Filter/Sample Detection
Figure 11(b). Error Probability Characteristics Using Filter/Sample Detection
Figure 12(a). Error Probability Characteristics Using Integrate/Reset Detection
Figure 12(b). Error Probability Characteristics Using Integrate/Reset Detection
the signal conditioner in the integrator/reset mode. The
digital computer algorithms used for simulation of the
integrate/reset and filter/sample modes are contained in
Appendices C and D, respectively.
V. SIMULATION RESULTS AND CONCLUSIONS

Overall signal conditioner performance has been approximated by combining results from the three computer algorithms. Nonlinearities derived in the phase detector analysis have been employed in the tracking loop portion to project the phase error statistics. In bit detection simulation, the filter-sample and integrate-reset methods yield dissimilar results for low input signal-to-noise ratio and signal time-base jitter condition combinations.

Operating in the filter-sample mode, conditioner performance deteriorated rapidly for input SNR's below 20 dB. The probability of bit error characteristics as a function of fixed signal jitter was not symmetric about the zero jitter condition. Error probability remained essentially constant for the case of jitter to the right up to 20 percent. This corresponds to a delay in data waveform input. Conversely, for very small values of signal jitter to the left, these same characteristics rose sharply indicating inferior performance for time-base error of this type. Figure 13 represents the total system performance in the filter-sample detection mode for typical values of phase error variance representing the different jitter models tracked. Error probabilities were determined by recognizing that the jitter was distributed normally with zero mean and variance equal to the
Figure 13. System Performance, Filter/Sample Mode
phase error variance found in the tracking loop study, the integrating the product of the error probability conditioned upon jitter and the probability density function of the jitter over the range of signal time-base error values. Differences in phase error values tested during this simulation did not appreciably alter overall system performance.

By comparison, the integrate-reset method of detection provided symmetrical error probability characteristics. These displayed a slight offset left of the zero jitter case, and provided a more gradual degradation in performance which had been originally anticipated. Overall system operation appears to be about 4 dB better when using the integrate-reset mode for bit detection. Composite system performance criteria for this method is illustrated in Figure 14.

The signal conditioner/bit synchronizer model simulated represented a practical device for implementation on split-phase pulse code modulated telemetry systems. At the low signal-to-noise ratios investigated, the performance of the conditioner deteriorates rapidly to unacceptable values. Initiation of coding schemes or emphasis filtering processes are alternatives available to improve performance characteristics for satisfactory operation at these low signal levels.
Figure 14. System Performance, Integrate/Reset Mode
BIBLIOGRAPHY


VITA

Quentin Reed Webb was born in Saint Louis, Missouri, on October 17, 1940. He received his primary and secondary education in Kirkwood, Missouri. He attended The Citadel, in Charleston, South Carolina, where he received his Bachelor of Science degree in Electrical Engineering in June, 1962.

Mr. Webb is currently serving in the United States Army. As a Major assigned to the Signal Corps, his duty positions have included assignment as a communications officer with the 101st Airborne Division and the 25th Infantry Division in the Republic of Vietnam. A graduate of the Army Signal and Infantry schools, he has served with the Air Defense Artillery element in the Republic of Korea, and with the United States Strike Command Headquarters at MacDill Air Force Base, Florida. While assigned to Strike Command, he participated in the communications element of the Project Gemini Spacecraft Recovery Forces in the eastern Atlantic.

He is married to the former Susan Cina of Glendale, Missouri, and they have three sons. He has been enrolled in the Graduate School of the University of Missouri - Rolla since January 1969.
APPENDIX A

DIGITAL COMPUTER ALGORITHM FOR ANALYSIS OF BIT RATE EFFECTS
* THIS RUN IS MADE TO DETERMINE THE G-CURVE AND S-CURVE NONLINEARITIES FOR THE TRACKING LOOP ANALYSIS.

INTEGER RITA(101),Y1(501), INTEGER SIGCI(501),SIGPSI(501),VCOI(500),PDOUTI(500)

DO 1 I=1,500
1 CALL RAN(IX,1Y,YFL)
   IF(YFL,.51 2,2,3
   2 Y(I)=0
   3 Y(I)=1
   1 CONTINUE
   DO 8 K=1,11
   8 A A!TIKl=YIK+150l
   WRITE(3,1001) IBITII1ri=1r11l
   100 FORMAT(I5X,'INPUT DATA WORD= '• 11111

AN ELEVEN BIT DATA WORD IS READ INTO THE SIGNAL CONDITIONER.

DO 4 J=1,11
4 INT=J*40-39
   AMPL=RIT(J)*2-1
   DO 4 K=INT,INT2
   4 SIGIK=AMPL
   SIGIK(441)=.00
   A=SQRT(.01)
   DO 5 L=1,841
5 NOISEIILl=GAUSS(A)
   WRITE(3,444) (SIGIK,K=1,441)
444 FORMAT(//5X, 'INPUT SIGNAL VALUES',//,(10X10F10.7))

THE INPUT SIGNAL-TO-NOISE POWER RATIO IS VARIED. SEVEN TRIAL SNR VALUES ARE USED TO DETERMINE TO G-CURVE AND S-CURVE NONLINEARITIES.

DO 203 ISNR=1,7
203 READ 203, SNR
36 WRITE (3,203) SNR
46

```
205 FORMAT(//5X,'SNR = ',F12.7)
C THE INPUT SIGNAL SIGI AND THE INPUT NOISE SIGE ARE ADDITIVE
C VECTORS AND ARE PROCESSED BY A DIGITAL FILTER. IN THIS CASE THE
C FILTER IS A SECOND ORDER BUTTERWORTH WITH BIT RATE BANDWIDTH =3140
C RADIANS.
40 CALL FILTI(X,Z,WC,T)
C THE FOLLOWING SIMULATES THE INTRODUCTION OF TIME BASE JITTER INTO
C THE SYSTEM TO DETERMINE THE G-CURVE AND S-CURVE NONLINEARITIES TO
C BE USED IN THE TRACKING LOOP ANALYSIS.
41 DO 760 KSHIFT=1,10
42 JITTER(KSHIFT)=KSHIFT/40.0
43 DO 761 J=1,KSHIFT
44 SIGJ(J)=SIGI(J)
45 KM=KSHIFT + 1
46 DO 762 L=KM,441
47 SIGJ(L)=SIGI(L-KSHIFT)
48 DO 6 N=1,441
49 CALL FILTI(X,Z,SIGJ(N),FS)
50 SIGF(N)=FS
51 DO 7 N=1,441
52 CALL FILTI(X,Z,NOISE(N),FN)
53 7 NOISF(N)=FN
C THE FOLLOWING PROGRAM PLACES THE FILTERED PCM DATA INTO THE
C PHASE SHIFTER PORTION OF THE SIGNAL CONDITIONER.
64 R=1./SQRT(SNR)
C THE SIGNAL PLUS NOISE OUTPUT OF THE FILTER IS CLIPPED BY THE
C PHASE SHIFTER, DESIGNATED HERE AS SIGC.
65 DO 99 J=1,441
66 SIGC(J)=R*SIGF(J)
67 SIGC(J)=SIGN(SIGC(J),A)+.51
68 DO 444 K=442,444
69 SIGC(K)=SIGN(SIGC(K-1)+.51)
C THE CLIPPED SIGNAL PLUS NOISE IS MODZ SUMMEd WITH ITS 90 DEGREE
C DELAYED VERSION TO YIELD THE OUTPUT OF THE PHASE SHIFTER, CALLED
C SIGP.
70 DO 99 K=1,441
71 SIGP(K)=SIGC(K)+SIGC(K+1)
72 SIGP(K)=MOD(SIGP(K),Z)
73 SIGP(K)=SIGN(SIGP(K),A)+.51
C THE FOLLOWING REPRESENTS THE VCO CLOCK OF THE TRACKING LOOP WITHIN
C THE BIT SYNCHRONIZER.
74 K=5
75 DO 330 I=1,5
76 VCO(I)=I
77 DO 44  J=I,J+5,9,4
78 JJ=J-2*K+1
79 JJ=JJ%K
```

THE FOLLOWING REPRESENTS THE PRODUCT OF THE OUTPUTS OF THE PHASE SHIFTER AND THE VC0 CLOCK WITHIN THE TRACKING LOOP. THIS IS THE PHASE DETECTOR OUTPUT.


THE FOLLOWING COMPUTES THE S-CURVE VALUE.

FUNCTION GAUSS(S)
INTEGER IX/713711/
A=4
ON 1'1=1,12
A=A+RANDU(X,1Y)
117  IX=IY
118  GAUSS=A*S
119  RETURN
120  END

121  FUNCTION RANDU(IX, IY)
122      IY=IX*65539
123      IF (IY) 1,5,6
124      IY+IY+2147483647+1
125      6 X=IY
126      RANDU=X*.4656613E-9
127      RETURN
128  END

129  SUBROUTINE RAND(IX, IY, YFL)
130      IY = IX * 65539
131      IF (IY) 1,212
132      IY = IY + 2147483647+1
133      2 YFL = IY
134      YFL = YFL *.4556613E-9
135      IX = IY
136      RETURN
137  END
APPENDIX B

DIGITAL COMPUTER ALGORITHM FOR DATA-TRANSITION TRACKING LOOP ANALYSIS
// LIMITS=R=130,T=5,P=50
// EXEC CSMP
// DATA DD *

TITLE RANDOM SPEED VARIATION MODEL A

INITIAL
R=SQR(4.0)

DYNAMIC
METHOD RKSFX

PARAMETER WC=(2.0, 0.05,.005,.00125)
NI=GAUSS(173.0,0.0,1.0)
T1MERR=INTGR(10.0,NI)

THE FOLLOWING ARE THE G AND S CURVES FOR A SIGNAL TO NOISE RATIO
OF 100.0 AT THE INPUT TO THE SIGNAL CONDITIONER/BIT SYCHRONIZER.

FUNCTION GCURVE=0.0,.025,.05,.075,.1,.2,.23,.25,.275,.3,.325,.375,.4,.425,.475,.5,.525,.575,.6,.625,.675,.7,.725,.775,.8,.825,.875,.9,.925,.975,.00

FUNCTION SCURVE=0.0,.032,.05,.08,.1,.125,.15,.175,.2,.225,.25,.275,.3,.325,.35,.375,.4,.425,.45,.475,.5,.525,.55,.575,.6,.625,.65,.675,.7,.725,.75,.775,.8,.825,.85,.875,.9,.925,.975,.00

THE PHASE ERROR EQUALS THE TIMING ERROR MINUS THE FEEDBACK SIGNAL
PHASER=T1MERR-F

E1=ABS(PHASER)
E2=AMQ(L1,.25,.5)-.25
E3=ASP(S1,PHASER)

G1=ABS(E3)
G2=AMQ5(G1,.25,.5)-.25
G=SIGN(G2,E3)

S=AMQ5(S1,G1)

RN=GAUSS(173.0,0.0,1.0)

THE SIGNAL NON-LINEARITY PLUS THE NOISE SPECTRA NON-LINEARITY
ARE INPUTS (CALLED FiltIN) TO THE LOOP FIRST ORDER BW FILTER

FiltIN=G1*RN

THE FOLLOWING REPRESENTS THE FIRST ORDER BUMPERWORTH FILTER WITH
CUTOFF FREQUENCY WC, WHICH IS SPECIFIED AS PARAMETER AND WILL
VARY WITH EACH RUN.

Y1D0T=WC*FiltIN-Y1

THE FOLLOWING REPRESENTS THE VCO INTEGRATION IN THE FEEDBACK LOOP
F=INTGR(10.0,Y1)

THE FOLLOWING CALCULATES THE MEAN AND THE MEAN-SQUARE OF THE
PHASE ERROR WITHIN THE TRACKING LOOP.

PP=STFP(10.0)*PHASER
PMEAN = INTGR(0.0, PD)
PMSO = INTGR(0.0, PP*PP)

* TIMER DELT=.01, FINTIM=15.0, PRODEL=.1, OUTDEL=.1
* TERMINAL
* THE FOLLOWING COMPUTES THE PHASE ERROR VARIANCE IN THE TRACKING LOOP.
PVAR = (PMSO - (PMEAN * PMEAN)) / (TIME - 10.0) / (TIME - 10.0)
WRITE(*,100) PVAR
100 FORMAT(1X,'PHASE ERROR VARIANCE = ',F10.7,'/

* THE FOLLOWING COMPUTES THE RMS PHASE ERROR IN THE TRACKING LOOP
RMSQ = PMSO / (TIME - 10.0)
RMSERR = SQRT(RMSQ)
WRITE(*,200) RMSERR
200 FORMAT(1X,'RMS PHASE ERROR IN TRACKING LOOP = ',F10.7,'/

END
ENDJOB
APPENDIX C

DIGITAL COMPUTER ALGORITHM FOR BIT DETECTION
USING INTEGRATE/RESET METHOD
**PROBABILITY OF ERROR ANALYSIS USING INTEGRATE/RESET METHODS.**

**THE PHASE ERROR (JITTER) VARIANCE IS FOUND IN THE TRACKING LOOP ANALYSIS FOR A SPECIFIC TYPE OF INPUT TIME BASE JITTER.**

**THE FOLLOWING CALCULATES THE NOISE VARIANCE (POWER) AT THE OUTPUT OF THE RESET INTEGRATOR.**

```fortran
INTEGER BIT(10)
REAL SNR(6), SIGN(240), SIGR(240), SIGL(240), PEJR(20,4), PEJL(20,4), PEFJR(20), PEFJL(20)
READ 101, (BIT(I), I=1,6)

101 FORMAT (6X, 61I1, PST=0.0, WRTE=91, PSNR FORMAT=5X,
SIGNAL-TO-NOISE RATIO = ', F5.1, ')

WRITE(3, 99) PSNR

99 FORMAT (5X, 'SIGNAL-TO-NOISE RATIO = ', F5.1, ')

VAR=1
SIGMA=SQRT(BVAR)
WC=15.7
T=1
9=SQRT(40.0)

THE FOLLOWING CALCULATES THE NOISE VARIANCE (POWER) AT THE OUTPUT OF THE RESET INTEGRATOR.

DO 30 I=1,601
30 NOISEF(I)=GAUSS(I)

CALL FILT(X, Z, WC, T)

DO 10 K=1,561
10 NOISEF(K)=FN

A=0.0

DO 12 L=1,20
12 A=A+1/NOISEF(K-1)+NOISEF(K+1)

DO 22 M=1,61
22 A=A+NOISEF(M)-NOISEF(M+20)

DO 32 N=1,561
32 A=A+NOISEF(N)-NOISEF(N+20)

DO 42 K=1,561
42 VAR=VAR+NOISEF(K)

VARR=VAR/PSNR

INT1=30-39
INT2=INT1+19
AMPL=INT1+(INT2-2)

DO 4 K=INT1, INT2
4 SIGM(K)=AMPL

4 SIGM(K)=AMPL
```

**RIT QUENTIN R.**
THE FOLLOWING IS THE REFERENCE CLOCK IN THE SYNCHRONIZER.

DO 36 J=1,201,40
J=J+19
DO 36 K=J,JJ
CLK(K)=1.
36 CLK(K+201)=-1.

DO 37 J=1,20
DO 38 L=21,220
SIGJR(L)=SIGF(L-J)
SIGJL(L)=SIGF(L+J)
SIGNJ(L)=SIGF(L)

THE FOLLOWING CONVERTS THE SIGNAL + JITTER INTO NRZ.

SNRZ(L)=CLK(L)*SIGNJ(L)
SJRNZ(L)=CLK(L)*SIGJ(L)
38 SJLNZ(L)=CLK(L)*SIGJ(L)

THE FOLLOWING PERFORMS THE INTEGRATE/DUMP OPERATION ON THE JITTER-ED SIGNAL.

IK=1
DO 40 M=41,161,40
NN=M-39
SUM=0.0
SUMR=0.0
SUML=0.0
DO 39 M=N,NN
SUM=SUM+SNRZ(M)
SUMR=SUMR+SJRNRZ(M)
SUML=SUML+SJLNZRZ(M)
39 SUMJ=SUM/40.0
SUM=SUM/40.0
SUM2=SUML/40.0
SNJR(J,IK)=SUMJ
SJL(J,IK)=SUM2
90 IK=IK+1
37 CONTINUE

THE FOLLOWING CALCULATES THE PROBABILITY OF ERROR FOR VARYING VALUES OF INPUT SIGNAL JITTER AND THE FOUR POSSIBLE BIT SEQUENCES.

SNJ(4)=-SNJ(4)
DO 26 J=1,20
SJR(J,4)=-SJR(J,4)
26 SJL(J,4)=-SJL(J,4)
76 DO 49 IK=1,4
77 SAMPLE=SNJ(IK)
78 49 PBH(J)JERRF(SAMPLE,VARR)
79 DO 41 I=1,4
WRITE(3,44) I,SNJ(I)
C DO 42 J=1,20
C F=J
C 42 WRITE(3,43) F, SJR(J), SJL(J), I
C 41 CONTINUE
C 40 FORMAT(15X, 'BIT SEQUENCE = ', I2, 5X, 'SNJ = ',F10.7, I)
C 39 FORMAT(15X, 'JITTER = ', F10.7, 5X, 'SJL = ',F10.7, I)
C 38 DO 50 JR=1,20
C 37 DO 50 IK=1,4
C 36 SAMPLE=SJR(JR,IK)
C 35 CONTINUE
C 34 FORMAT(15X, 'BIT SEQUENCE = ', I2, 5X, 'SNJ = ',F10.7, I)
C 33 FORMAT(15X, 'JITTER = ', F10.7, 5X, 'SJL = ',F10.7, I)
C 32 WRITE(3,47) IK, F, SJR(JR,IK)
C 31 FORMAT(15X, 'BIT SEQUENCE = ', I2, 5X, 'F10.7, I)
C 30 WRITE(3,48) IK, PENJ(K)
C 29 FORMAT(15X, 'PEJR = ', F10.7, I)
C 28 WRITE(3,49) IK, PEJL(K)
C 27 FORMAT(15X, 'PEJL = ', F10.7, I)
C 26 WRITE(3,777) I, JR, I, PEJR(JR,IK), PEJL(JR,IK)
C 25 FORMAT(15X, 'BIT SEQUENCE = ', I2, 5X, 'F10.7, I)
C 24 WRITE(3,778) I, JR, I, PEJL(JL,IL)
C 23 FORMAT(15X, 'BIT SEQUENCE = ', I2, 5X, 'F10.7, I)
C 22 WRITE(3,779) I, JR, I, PEJL(JL,IL)
C 21 WRITE(3,780) I, JL, I, PEJL(JL,IL)
C 20 FORMAT(15X, 'BIT SEQUENCE = ', I2, 5X, 'F10.7, I)
C 19 WRITE(3,781) I, JL, I, PEJL(JL,IL)
C 18 WRITE(3,782) I, JL, I, PEJL(JL,IL)
C 17 WRITE(3,783) I, JL, I, PEJL(JL,IL)
C 16 WRITE(3,784) I, JL, I, PEJL(JL,IL)
C 15 WRITE(3,785) I, JL, I, PEJL(JL,IL)
C 14 WRITE(3,786) I, JL, I, PEJL(JL,IL)
C 13 WRITE(3,787) I, JL, I, PEJL(JL,IL)
C 12 WRITE(3,788) I, JL, I, PEJL(JL,IL)
C 11 WRITE(3,789) I, JL, I, PEJL(JL,IL)
C 10 WRITE(3,790) I, JL, I, PEJL(JL,IL)
C 9 WRITE(3,791) I, JL, I, PEJL(JL,IL)
C 8 WRITE(3,792) I, JL, I, PEJL(JL,IL)
C 7 WRITE(3,793) I, JL, I, PEJL(JL,IL)
C 6 WRITE(3,794) I, JL, I, PEJL(JL,IL)
C 5 WRITE(3,795) I, JL, I, PEJL(JL,IL)
C 4 WRITE(3,796) I, JL, I, PEJL(JL,IL)
C 3 WRITE(3,797) I, JL, I, PEJL(JL,IL)
C 2 WRITE(3,798) I, JL, I, PEJL(JL,IL)
C 1 WRITE(3,799) I, JL, I, PEJL(JL,IL)
SUM = 0.0  

DO 277 J = 1, 20  
277 PEFJ(J) = PERR2  
WRITE(3, 377) E, PERR2  
C

SUM = SUM + PENJ(J)  
PEZJ = PENJ(J) / (2.0 * SQRT(2.0 * 14159 * SIGMAII))  
PESUM = 0.0  
DO 266 J = 1, 20  
266 PESUM = PESUM + PEFJ(J) * PJ(J, SIGMA)  
PETOTR = PESUM  
PESUM = 0.0  

DO 265 J = 1, 20  
265 PESUM1 = PESUM1 + PEFJ(J) * PJ(J, SIGMA)  
PETO TL = PESUM1  
PETOT = PETOTR + PETOTL + PEZJ  
WRITE(3, 87) PETOT  
FORMAT(10X, *TOTAL PROBABILITY OF ERROR = *, F10.7, //)  
STOP  
END

FUNCTION ERRFN(S, X)  
AA = S / SQRT(2.0 * X)  
ERRFN = 0.5 * ERFC(AA)  
IF (AA .GT. 0.0) ERRFN = 1.0 - ERRFN  
RETURN  
END

FUNCTION PJ(J, SIGMA)  
PC = (1.0) / (SIGMA * SQRT(2.0 * 13161))  
PX = (J + J) / (2.0 * SIGMA * SIGMA)  
PJ = 0.0  
IF (PX .GT. 20.0) GO TO 9  
PJ = PC  
IF (PX .LE. 0.0) GO TO 9  
PJ = PC * EXP(-PX)  
RETURN  
END

SUBROUTINE FILTI1(X, Z, WC, T)  
REAL X(3), Z(3)  
DO 50 I = 1, 3  
50 X(I) = 0.0  
FACT = 1.0 / (WC * T)  
Z(1) = 1.0 - (FACT * SQRT(2.0)) * (FACT * FACT)  
Z(2) = 1.0 - (FACT * SQRT(2.0)) * (FACT * FACT)  
Z(3) = 1.0 - (FACT * SQRT(2.0)) * (FACT * FACT)  
RETURN  
END

SUBROUTINE FILTI2(X, Z, U, Y)  
REAL X(3), Z(3)  
X(1) = (U(2) * Z(3) + Z(2) * X(3)) / Z(1)  
Y = X(1) + 2.0 * X(2) * X(3)  
X(3) = X(2)  
X(2) = X(1)  
RETURN  
END
FUNCTION GAUSS()  
INTEGER IX/213711/  
A=6. DO I=1,12  
A=A+RANOU(IX, IY)  
IX=IX  
GAUSS=A*S  
RETURN  
END  
FUNCTION RANOU(IX, IY)  
IY=IX*65539  
IF(IY) 5,5,6  
5 IY=IY+2147483647+1  
6 X=IY  
RANDU*X*.4656613E-9  
RETURN  
END  
SUBROUTINE RANO(IX, IY,Y,F)  
IY = IX*65539  
IF (IY) 1,2,2  
1 IY = IY + 2147483647+1  
2 YFL = IY  
YFL = YFL*.4656613E-9  
IX = IY  
RETURN  
END
APPENDIX D

DIGITAL COMPUTER ALGORITHM FOR BIT DETECTION
USING FILTER/SAMPLE METHODS
BIT PROBABILITY OF ERROR ANALYSIS USING THE FILTER-SAMPLE METHOD.

INTEGER BIT(6)

REAL X([120]), Z([120]), SIGMA([120]), NOISE([120])

READ 10, IBITIII, I=1, 6) FORMAT(I6X, 61U)

WRITE 29) PSNR FORMAT(I5.1)

THE PHASE ERROR (JITTER) VARIANCE IS FOUND IN THE TRACKING LOOP ANALYSIS FOR A SPECIFIC TYPE OF INPUT TIME BASE JITTER.

THE RECEIVED NOISE IS PASSED THROUGH A 2.5 BIT RATE FILTER.

THE FOLLOWING CALCULATES THE NOISE VARIANCE AT THE OUTPUT OF THE BIT RATE/2 FILTER.

THE FILTERED NOISE VARIANCE IS calculated using the following formula:

\[ \text{PSNR} = 10 \log_{10} \left( \frac{\text{SIGNAL}}{\text{NOISE}} \right) \]

where:
- \( \text{SIGNAL} \) is the power of the received signal
- \( \text{NOISE} \) is the power of the noise

The phase error/jitter variance is found in the tracking loop analysis for a specific type of input time base jitter.
THE FOLLOWING IS THE REFERENCE CLOCK IN THE SYNCHRONIZER.

THE INPUT SIGNAL IS PROCESSED BY A 2.5 BIT RATE FILTER PRIOR TO ENTERING THE SIGNAL CONDITIONER/BIT SYNCHRONIZER.

THE JITTERED SIGNAL IS CONVERTED FROM SPLIT-PHASE TO NON-RETURN-TO-ZERO AND THEN IT IS PROCESSED BY A BIT RATE/2 FILTER.

THE FOLLOWING FILTERS THE SIGNAL THRU THE BIT RATE/2 FILTER.

THE FOLLOWING SAMPLES THE SIGNAL OUTPUT OF THE BR/2 FILTER AT THE END OF THE MID-BIT IN THE SPECIFIC BIT SEQUENCE.
DO 10 X=1,4
90 SAMPLE=SNJ(I)
100 DO 49 X=1,4
49 PENJ(I)=ERRFNISAMPLE,R
40 DO 49 X=1,4
49 WRITE(3,31) [X,PENJ(I)]
50 FORMAT(15x,1BIT SEQUENCE = ' ',12.5x,SNJ = ',F10.7,/)!
51 WRITE(3,51) E,I, PEJR(J,II, PEJL(I,II, TR=TOTR/4.0, TL=TOTL/4.0, PFJR(I,J)=TR
52 PFJL(I,J)=TL
100 CONTINUE SNJ(I)=SNJ(I)!!
DO 56 J=1,20
F=J
56 WRITE(1,201) F,PEFJR(J),PEFJL(J)

201 FORMAT(5X,'JITTER'=*,F10.7,5X,'PEFJR'='*,F10.7,5X,'PEFJL'='*

THIS COMPUTES THE GROSS PROBABILITY OF BIT ERROR FOR THE SIGNAL CONDITIONER/BIT SYNCHRONIZER FOR A GIVEN PSNR AND JITTER VARIANCE

SUM=0.0
DO 277 I=1,4
SUM=SUM+PENJ(I)
277 PENJ=SUM/4.0
PEJ=PEJ+1.0/SORT(2.*3.14159*SIGMA)
PESUM=0.0
DO 40 RA J=1,20
86 PESUM=PESUM+PEFJR(J)*PJ(J,SIGMA)
40 PENJR=PESUM
PESUM1=0.0
DO 44 RA J=1,20
8A PESUM1=PESUM1+PEFJL(J)*PJ(J,SIGMA)
44 PENJL=PESUM1
PETO=PETOT+PETOTL+PEZJ
WRITE(3,97) PETOT
97 FORMAT(1X,'TOTAL PROBABILITY OF ERROR'='*,F10.7,/) STOP

FUNCTION ERRFN(S,X)
AA=S/SQRT(2.0*X)
ERRFN=.5*ERFC(ABS(AA))
IF(AA.GT.0.0) ERRFN=1.0-ERRFN
RETURN
END

FUNCTION PJ(J,SIGMA)
P=1.0/SORT(2.0*SIGMA*SIGMA)
PX=J*J/(2.0*SIGMA*SIGMA)
IF(PX.GT.0.0) GO TO 9
PJ=0.0
9 RETURN
END

SUBROUTINE FILT(X,Y,W,C,T)
REAL X(1),Y(1)
DO 50 I=1,3
FACT=2.0/(W*C)
Z(I)=1.0*(FACT*SORT(2.0))+FACT*FACT
50 RETURN
END

SUBROUTINE FILT(X,Y,Z,Y)
REAL X(1),Y(1)
X(1) = (U-Z(2)*X(2)-Z(3)*X(3))/Z(1)
X(2) = X(1)
X(3) = X(1)
RETURN
END

FUNCTION GAUSS(S)
INTEGER IX/213711/
A=-5.
DO I = 1, 12
A=A+RANDU(IX, IY)
END

FUNCTION RANDU(IX, IY)
IY = IX*65539
IF (IY .ge. 2147483647) THEN
IY = IY - 2147483647
YFL = IY
RETURN
END

SUBROUTINE RAND(IX, IY, YFL)
IY = IX*65539
IF (IY .ge. 2147483647) THEN
IY = IY - 2147483647
YFL = IY
RETURN
END