Control of cascaded multi-level inverters

Keith Corzine  
*University of Missouri--Rolla*

Fang Zheng Peng

J. Wang

M. W. Wielebski

Follow this and additional works at: [http://scholarsmine.mst.edu/faculty_work](http://scholarsmine.mst.edu/faculty_work)  
Part of the [Electrical and Computer Engineering Commons](http://scholarsmine.mst.edu/faculty_work)

Recommended Citation

[http://scholarsmine.mst.edu/faculty_work/441](http://scholarsmine.mst.edu/faculty_work/441)

This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been accepted for inclusion in Faculty Research & Creative Works by an authorized administrator of Scholars' Mine. For more information, please contact weaverjr@mst.edu.
Control of Cascaded Multi-Level Inverters

K.A. Corzine M.W. Wielebski
Member, IEEE Student Member, IEEE

Department of Electrical Engineering
University of Wisconsin - Milwaukee
3200 N. Cramer Street
Milwaukee, WI 53211, USA

F.Z. Peng I. Wang
Senior Member, IEEE Student Member, IEEE

Department of Electrical Engineering
Michigan State University
2120 Engineering Building
East Lansing, MI 48824, USA

Abstract - A new type of multi-level inverter is introduced which is created by cascading two three-phase three-level inverters using the load connection. This new inverter can operate as a nine-level inverter and naturally splits the power conversion into a higher-voltage lower-frequency inverter and a lower-voltage higher-frequency inverter. This type of system presents particular advantages to Naval ship propulsion systems which rely on high power quality, survivable drives. New control methods are described involving both joint and separate control of the individual three-level inverters. Simulation results demonstrate the effectiveness of both controls. A laboratory set-up at the Naval Surface Warfare Center power electronics laboratory was used to validate the proposed joint-inverter control. Due to the effect of compounding levels in the cascaded inverter, a high number of levels are available resulting in a voltage THD of 9% (without filtering).

Keywords: Multi-level, hybrid, neutral-point clamped, medium voltage, cascaded H-bridge.

I. INTRODUCTION

The concept of multi-level inverters, introduced about 20 years ago [1, 2], entails performing power conversion in multiple voltage steps to obtain improved power quality, lower switching losses, better electromagnetic compatibility, and higher voltage capability. Considering these advantages, multi-level converters have been gaining considerable popularity in recent years [3-18]. The benefits are especially clear for medium-voltage drives in industrial applications [7, 9] and are being considered for future Naval ship propulsion systems. In fact, several IEEE conferences now hold entire sessions on multi-level power conversion.

Several topologies for multi-level inverters have been proposed over the years; the most popular being the diode-clamped [3, 4], flying capacitor [5, 6] and cascaded H-bridge [7-10] structures. One aspect which sets the cascaded H-bridge apart from other multi-level inverters is the capability of utilizing different dc voltages on the individual H-bridge cells which results in splitting the power conversion amongst higher-voltage lower-frequency and lower-voltage higher-frequency inverters [9, 10]. An alternate method of cascading inverters involves series connection of two three-phase inverters through the neutral point of the load. Past research has shown this concept for cascading two-level inverters [11-15] and multi-level inverters [16-18]. An advantage of this approach is that isolated sources are not required for each phase. It should be noted that cascaded inverter systems can be considered from a number of different viewpoints. Considering the cascaded inverter to be one unit, it can be seen that a higher number of voltage levels are available for a given number of semiconductor devices. Considering the system as separate inverters, the cascaded design can be regarded as a combination of a bulk power (higher-voltage) inverter and a conditioning (lower-power) inverter. An alternate viewpoint is to consider the conditioning inverter as an active filter and the bulk inverter as the drive inverter. In any case, the cascaded multi-level inverter has several advantages for Naval ship propulsion systems. One advantage is that cascaded inverters provide a compounding of voltage levels leading to extremely low harmonics necessary to meet low acoustic noise requirements. Another advantage is that the bulk inverter may be commercial-off-the-shelf, requiring that only the lower-power condition inverter to be custom made. Yet another advantage is that the cascaded design avoids a large number of isolated voltage sources which would be cumbersome in shipboard power systems. An additional advantage is that the dual inverter structure may be useful for remedial operation for survivability. Furthermore, in Naval applications, the propulsion motor is typically custom built and can be readily made to have access to both ends of each winding.

This paper reports the development of new control methods for cascaded multi-level inverters. In particular, capacitor voltage regulation methods are introduced resulting in a cascaded inverter which only requires one dc source. The new control methods are applied to a topology where two three-level inverters are cascaded. Simulation and laboratory measurements are presented which demonstrate the effectiveness of the proposed control.

II. CASCADED MULTI-LEVEL INVERTERS

The cascade-3/3 inverter is shown in Figure 1. This topology is constructed by connecting a three-level inverter to both sides of the motor windings. As a practical matter, the inverters may have any number of voltage levels as described in the literature [17]. Assuming that the capacitors are charged to half of their respective dc bus voltage, the line-to-ground voltages of the upper and lower voltage may be expressed as

\[
\begin{bmatrix}
v_{ag} \\
v_{bg} \\
v_{cg}
\end{bmatrix} = \begin{bmatrix}
s_a \\
s_b \\
s_c
\end{bmatrix} \frac{v_{dc}}{2}
\]

\[
\begin{bmatrix}
v_{ags} \\
v_{bgs} \\
v_{cgs}
\end{bmatrix} = \begin{bmatrix}
s_{as} \\
s_{bs} \\
s_{cs}
\end{bmatrix} \frac{v_{dc}}{2}
\]
where $s_a$, $s_b$, and $s_c$ are the switching states for the upper inverter and $s_{ax}$, $s_{by}$, and $s_{cz}$ are the switching states for the lower inverter. For three-level inverters, the switching states correspond to the line-to-ground voltage levels and can have the values 0, 1 or 2. The phase voltages of the load may be expressed in terms of the line-to-ground voltages as [19]

$$
\begin{bmatrix}
v_{as} \\
v_{bs} \\
v_{cs}
\end{bmatrix} = \frac{1}{3} \begin{bmatrix}
2 & -1 & -1 \\
-1 & 2 & -1 \\
-1 & -1 & 2
\end{bmatrix} \begin{bmatrix}
v_{ag} - v_{az} \\
v_{bg} - v_{bz} \\
v_{cg} - v_{cz}
\end{bmatrix}
$$

(3)

The effective line-to-line load voltages may be expressed in terms of the phase voltages as

$$
\begin{bmatrix}
v_{ab} \\
v_{bc} \\
v_{ca}
\end{bmatrix} = \begin{bmatrix}
1 & -1 & 0 \\
0 & 1 & -1 \\
-1 & 0 & 1
\end{bmatrix} \begin{bmatrix}
v_{as} \\
v_{bs} \\
v_{cs}
\end{bmatrix}
$$

(4)

It is often insightful to look at the voltage vector plot of a multi-level inverter which can be accomplished by plotting the phase voltages in the $d-q$ stationary reference frame for all possible combinations of switching states [11]. In the case of the cascaded multi-level inverter, vector plots vary widely depending on the ratio of the dc voltages. Figure 2 shows the voltage vector plots for the cascade-3/3 inverter for several dc voltage ratios. Therein, the axes of each subplot are the same as those shown in Figure 3. When the voltage ratio is set to $v_{dca} = \frac{v_d}{5}$, the vector plot appears as that of several three-level vector plots arranged in a three-level pattern. This is to be expected when cascading two three-level inverters as the amplitude of the small vector patterns depends on the dc voltage $v_{dca}$. Incidentally, if $v_{dca}$ is set to zero, the amplitude of its vectors goes to zero and the overall vector plot is that of a three-level inverter (the lower inverter turns into a neutral connection). The next ratio is $v_{dca} = \frac{v_d}{3}$ where there is some overlap of the voltage vectors and the vector plot is the same as that of a nine-level inverter. As it turns out, nine levels is the largest number of voltage levels that the cascade-3/3 inverter is capable of emulating. For this reason, this mode of operation is referred to as maximal distention [11,17]. In general, the voltage ratio which yields maximal distention for an arbitrary number of voltage levels is [17]

$$
\frac{v_{dca}}{v_{dc}} = \frac{n_x - 1}{n x n_y - n_x}
$$

(5)

where $n$ and $n_x$ are the voltage levels of the upper and lower inverter respectively. As shown in Figure 2, if the voltage ratio is increased further to $v_{dca} = \frac{v_d}{2}$ and $v_{dca} = v_{dc}$, the cascade-3/3 inverter can operate as a seven-level and five-level inverter respectively. However, these modes of operation are not as
desirable as that of maxima I distention which yields the highest power quality through lower voltage steps.

III. CASCADE-3/3 INVERTER CONTROL

Before considering specific modulation and capacitor voltage regulation strategies, it is instructive to examine the cascade-3/3 inverter vector plot shown in Figure 3 in detail. Therein, the vectors produced by the upper inverter are denoted as being slightly larger than the other vectors. The small three-level vector plots produced by the lower inverter are indicated by the dashed hexagons. One of the significant features of the controls developed herein is the ability to regulate the dc voltage \( v_{dc} \) so that only one dc source is required. This can be accomplished through redundant selection of inverter switching states. Figure 3 shows overlap amongst the smaller hexagons and where this overlap occurs there is a choice as to the realization of the voltage vectors. This choice can be made with regard to the power flow in the lower inverter [14] so that the dc voltage \( v_{dc} \) remains at one-third of \( v_{dc} \). As can be seen from Figure 3, a considerable amount of overlap occurs for vectors toward the inside of the vector plot and the full dc voltage \( v_{dc} \) may be utilized while regulating the lower inverter capacitor voltage. Towards the outside of the vector plot, the overlap is not present for many vectors and in this case, the power flow can not be used to maintain \( v_{dc} \). This results in a limitation of operating region within the upper inverter vectors (larger vectors in Figure 3). Considering the number of lower inverter vectors in-between the upper inverter vectors, it can be seen that this limitation will result in seven-level operation. However, only one dc source is required and that dc voltage can be fully utilized.

A. Joint-Inverter Control

The method of joint inverter control proposed herein utilized nine-level modulation followed by a redundant state selection (RSS) table for capacitor voltage balancing. The process of nine-level modulation is shown for the \( a \)-phase in Figure 4 where a modified duty cycle \( d_{am} \) is compared to eight triangle waveforms to produce the \( a \)-phase commanded switching state \( s_{a}^{*} \). The comparison rules assert that the switching state be equal to the number of triangle waveforms that the modified duty cycle is greater than. The modified duty cycle is calculated as

\[
d_{am} = 4 \left[ 1 + \frac{3\gamma}{4} \cos(\theta) \right]
\]

where the duty cycle has been modified from the traditional definition so that it ranges from 0 to 8 (the number of levels minus 1) and the modulation index \( \gamma \) represents the percent of voltage utilization of \( v_{dc} \) and ranges from 0 to 1. The angle \( \theta \) is the electrical angle which corresponds to the commanded frequency. The duty cycles of the \( b \) - and \( c \)-phase are similar to that of (6) with 120° and 240° offset in the electrical angle respectively. Typically, all three duty cycles are compared to the same set of triangle waveforms. To produce commanded switching states \( s_{a}^{*}, s_{b}^{*}, \) and \( s_{c}^{*} \),

The modulation is typically programmed in a digital signal processor (DSP) and may be followed by an RSS table located in either the DSP or in a programmable logic device (PLD). Figure 5 shows the RSS table structure for this system. The inputs (address) of the table are the commanded switching states from the modulator as well as digital flags which represent the state of the system. The flags \( I_a \), \( I_b \), and \( I_c \) indicate the current direction and are 1 for positive and 0 for negative values of \( i_{a} \), \( i_{b} \), and \( i_{c} \) respectively. The capacitor voltage flags represent voltage balance and are defined by
The RSS table output is the switching state for each phase. This can be related to the switching states of the individual inverters by consideration of the line-to-ground voltages [16]. Table I shows this relationship for the a-phase.

Identical relationships apply for determining the b- and c-phase inverter switching states.

The final consideration for this control is the method of generating the RSS table. For this, a program was written to evaluate the redundant states for all possible combinations of the RSS table inputs. Each combination of inputs was evaluated in the following way. First, the number of redundant switching states was identified by

\[ n_{RSS} = n \cdot n \cdot \left( s_{max} \cdot s_{min} \right) \]

(10)

where \( s_{max} \) and \( s_{min} \) are the maximum switching states from the modulator or

\[ s_{max} = \text{MAX}(s_{am}, s_{bm}, s_{cm}) \]

(11)

\[ s_{min} = \text{MIN}(s_{am}, s_{bm}, s_{cm}) \]

(12)

To obtain the first redundant state, \( s_{min} \) is subtracted from the switching states of all three phases. The other states are obtained by adding 1 to all three phases (changing the common-mode or zero sequence term) until all redundant states are evaluated. For each redundant state, the contribution to power from the lower inverter is found by first determining the switching states corresponding to that inverter from Table I. Next, the contribution to the line-to-ground voltages can be evaluated using

\[
\begin{bmatrix}
  v_{v_{ax}} \\
  v_{v_{bx}} \\
  v_{v_{cx}} \\
\end{bmatrix} = \frac{1}{3} \begin{bmatrix}
  2 & -1 & -1 \\
  -1 & 2 & -1 \\
  -1 & -1 & 2 \\
\end{bmatrix} \begin{bmatrix}
  v_{egx} \\
  v_{egy} \\
  v_{egz} \\
\end{bmatrix}
\]

(13)

Finally, the contribution of the lower inverter power may be expressed as

\[ p_t = v_{v_{ax}}(1-2I_b) + v_{v_{bx}}(1-2I_b) + v_{v_{cx}}(1-2I_c) \]

(14)

It should be noted that (14) cannot calculate the exact power since the current flags only represent the current direction. However, for high power factors (14) can be used to determine the direction of power flow. If the direction is positive (out of the inverter) and the capacitor is overcharged (or \( V_c = 1 \)) the redundant state will help regulate the capacitor voltage. Similarly, if the power direction is negative and the capacitor is undercharged, the redundant state will help regulate the capacitor voltage. Any redundant states which help the balance situation are given a priority of 4. The reason for this is that some priority will be added to the redundant states which also help the capacitor voltage balancing within the inverters. Evaluating this voltage balance amounts to determining the direction of the current in each inverter which flows out of the capacitor junction (currents \( i_{ac} \) and \( i_{bc} \) in Figure 1). For each redundant state, the junction current is determined by using Table I to determine which phases are connected to the junction and then adding the current depending on the current direction flags. The direction of the junction currents can be used with the capacitor balance information \((V_{v_{cl}} \text{ and } V_{v_{cl2}})\) to determine if the redundant state helps the voltage balance. For the upper inverter, cases which help the balance have their priority increased by 1. For the lower inverter, cases which help the balance have their priority increased by 2. This choice is arbitrary, but was made based on simulation results. After evaluating all of the redundant states, the one with the highest priority is selected for the RSS table data.

The cascade-3/3 inverter was simulated using the proposed control. In the simulation, the dc voltage was set to \( V_{dc} = 601.8 \text{V} \). The controller modulation index was \( m = 1 \) with a commanded frequency of 60Hz. The load was a resistive-inductive load with \( R = 11 \Omega \) and \( L = 17.5 \text{mH} \). Figure 6 shows the simulation results. Therein, the a-phase upper and lower line-to-ground voltages \( v_{eq} \) and \( v_{egx} \) are shown followed...
by the load voltage \( v_{\text{in}} \), the line-to-line voltage \( v_{\text{lin}} \) as defined by (4), and the phase current \( i_{\text{ph}} \). From the line-to-ground voltages, it can be seen that there is a natural split between higher-voltage lower-frequency and lower-voltage higher-frequency. The line-to-ground voltages also demonstrate the effectiveness of the capacitor voltage balancing control. From the line-to-line voltage, the effective seven-level operation can be seen (6 positive levels, 6 negative levels, and 0). For this simulation, the output power was 23kW and the THD of the phase and line-to-line voltages were \( \text{THD}(v_{\text{lin}}) = 9.42\% \) and \( \text{THD}(v_{\text{lin}}) = 9.34\% \).

### B. Separate Inverter Control

Unlike the joint-inverter control, the proposed separate inverter control utilizes isolated algorithms for the bulk and conditioning inverter. The bulk inverter is controlled by the staircase or low-frequency PWM method to provide power needed to drive the motor, whereas the conditioning inverter utilizes high-frequency PWM to shape motor voltage and current and achieve high performance drive with low current and torque ripple. One advantage of the separate inverter control is that no communication is needed between the two inverters, thus making it possible to use commercial-off-the-shelf motor drive inverters. It should be noted that, as with the joint-inverter control the conditioning inverter does not need a power supply, thus acting like an active filter.

The process of the staircase control of the bulk inverter is shown in Figure 7, where the angle \( \alpha \) is controlled to produce the staircase voltage waveform. Therein, the phase voltages \( v_{\text{ag}} \) and \( v_{\text{cg}} \) and the line-to-line voltage \( v_{\text{lin}} \) are shown. The amplitude of any odd \( n \)-th harmonic of the phase voltage can be expressed as

\[
v_n = \frac{2v_{\text{dc}}}{n\pi} \cos(\alpha)
\]

where \( n \) is an odd harmonic order; the amplitudes of all even harmonics being zero. The amplitude of the fundamental component in the phase voltage can be calculated as

\[
v_f = \frac{2v_{\text{dc}}}{\pi} \cos(\alpha).
\]

According to Figure 7, \( \alpha \) must satisfy \( 0 < \alpha < \frac{\pi}{2} \).

The conditioning inverter functions like a series active power filter to compensate the harmonic voltage produced by the bulk inverter. In the time-domain, this harmonic can be computed for the \( \alpha \)-phase as

\[
v_{\text{ag}, h} = v_{\text{ag}} - v_{\text{ag}, f}
\]
Another consideration of the separate inverter control is the dc voltage control of the conditioning inverter. In order to maintain maximal distention, the dc capacitor voltage on the conditioning inverter should be kept at one third of the dc voltage of the bulk inverter. To achieve this, a straightforward PI control is adopted to regulate active power flow into the conditioning inverter. The control scheme of the conditioning inverter is shown in Figure 8 for the $a$-phase. Therein, $v_{dcx}$ is the DC voltage reference, which is set to one third of $v_{dc}$. The voltage $v_{ag,1}$ is a unit sinusoidal wave, which has the same phase angle with the phase voltage $v_{ag}$. The resulting reference voltage is used as an input for a PWM modulator for the conditioning inverter. Similar control channels are used for the $b$- and $c$-phase.

Figure 9 shows simulation results of the cascade multi-level converter using the separate control, in which $a$) is the dc voltage of the conditioning inverter; $b$) is the motor current; $c$) is the total motor line-line voltage; $d$) is the bulk inverter line-line voltage; $e$) is the conditioning inverter line-line voltage and $f$) is the harmonics in the line-line voltage of the bulk inverter. In simulation, $v_{dc}$ was set to 600 V and $\alpha$ was set to 15°. It can be seen that the dc link voltage of the conditioning inverter is kept at one third of the dc voltage of the bulk inverter. The total line-to-line voltage is improved from the bulk inverter five-level
waveform by the conditioning inverter and the maximal
distortion of the cascaded inverter is realized.

IV. LABORATORY VALIDATION

The cascade-3/3 inverter was constructed in the power
electronics laboratory at the Naval Surface Warfare Center
(NSWC) in Philadelphia. Joint inverter control was used and
the operating conditions were the same as those described in
the simulation in Section III A. Figure 10 shows the laboratory
measurements displaying the same system variables as Figure 6.
As can be seen, the measurements are nearly the same as the
simulation with the exception of the ripple in the phase current
which is higher in lab measurements due to high-frequency
effects (inter-winding capacitance and etc.) which were not
included in the simulation. From the measured data, the THDs
were \( \text{THD}_{\text{rms}} = 9.00\% \) and \( \text{THD}_{\text{pp}} = 8.14\% \).

V. CONCLUSION

This paper has studied a new type of multi-level inverter
which consists of two three-phase three-level inverters cascaded
through the load connections. Two types of control were
developed for this inverter. One relies on controlling the two
three-level inverters jointly and the other uses separate controls.
Both controls included capacitor voltage balancing so that a dc
source was needed for only one three-level inverter. Simulation
results demonstrate the effectiveness of each control. The joint
control was validated with laboratory measurements on a 23kW
inverter system.

ACKNOWLEDGMENT

The authors wish to express their gratitude for support of this research
effort by Tom Fiske at the Naval Surface Warfare Center in Philadelphia
and Tom Calvert at the Office of Naval Research.

REFERENCES

1. R.H. Baker, High-Voltage Converter Circuit, U.S. Patent Number 4,203,151,
May 1980.
2. A. Nabi, I. Takahashi, and H. Akagi, "A New Neutral-Point Clamped PWM
Inverter," Proceedings of the IEEE Industry Applications Society Conference,
3. M. Prachai, T. Ghiara, M. Marchesoni, and M. Mazzauchelli, "Optimized
Modulation Techniques for the Generalized N-Level Converter," Proceedings of
the IEEE Power Electronics Specialist Conference, pages 1205-1213,
4. K.A. Corzine and J.R. Baker, "Reduced Parts-Count Multi-Level Rectifiers,"
IEEE Transactions on Industrial Electronics, volume 49, issue 4, pages 766-
774, August 2002.
5. F. Richardieu, P. Buadrenso and T. Meynard, "Faults-Tolerance and Remedial
Strategies of a PWM Multilevel Inverter," Proceedings of the IEEE
Power Electronics Specialist Conference, volume 2, pages 649-654, Galway
Ireland, June 2000.
Balancing," IEEE Transactions on Industry Applications, volume 37, number
7. P.W. Hammond, Medium Voltage PWM Drive and Method, U.S. Patent
Number 5,625,545, April 1997.
Cascade Multilevel Inverters for Distribution Systems," Proceedings of the
IEEE Industry Applications Society Conference, volume 2, pages 1316-1321,
1997.